


## AMI5HG 0.5 micron CMOS Gate Array

### Description

ANEx is a family of AND-NOR circuits consisting of three 3-input AND gates into a 3-input NOR gate.

Core Logic

Logic Symbol	Truth Table																																																		
	<table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>F</th> <th>G</th> <th>H</th> <th>I</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="9" style="text-align: center;">All other combinations</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	E	F	G	H	I	Q	H	H	H	X	X	X	X	X	X	L	X	X	X	H	H	H	X	X	X	L	X	X	X	X	X	X	H	H	H	L	All other combinations									H
A	B	C	D	E	F	G	H	I	Q																																										
H	H	H	X	X	X	X	X	X	L																																										
X	X	X	H	H	H	X	X	X	L																																										
X	X	X	X	X	X	H	H	H	L																																										
All other combinations									H																																										

### HDL Syntax

Verilog ..... ANEx *inst\_name* (Q, A, B, C, D, E, F, G, H, I);

VHDL ..... *inst\_name*: ANEx port map (Q, A, B, C, D, E, F, G, H, I);

### Pin Loading

Pin Name	Equivalent Loads		
	ANE2	ANE4	ANE6
A	1.0	1.0	2.1
B	1.0	1.0	2.1
C	1.0	1.0	2.1
D	1.0	1.0	2.1
E	1.0	1.0	2.1
F	1.0	1.0	2.1
G	1.0	1.0	2.1
H	1.0	1.0	2.1
I	1.0	1.0	2.1

## AMI5HG 0.5 micron CMOS Gate Array

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ANE2	7.0	TBD	12.7
ANE4	8.0	TBD	13.8
ANE6	14.0	TBD	23.2

a. See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

		Number of Equivalent Loads		1	4	8	13	17 (max)
ANE2	From: Any Input	$t_{PLH}$ $t_{PHL}$		0.49	0.59	0.71	0.86	0.97
	To: Q			0.51	0.61	0.75	0.91	1.03
		Number of Equivalent Loads		1	8	15	22	30 (max)
ANE4	From: Any Input	$t_{PLH}$ $t_{PHL}$		0.53	0.67	0.79	0.90	1.02
	To: Q			0.51	0.65	0.76	0.86	0.97
		Number of Equivalent Loads		1	14	28	42	56 (max)
ANE6	From: Any Input	$t_{PLH}$ $t_{PHL}$		0.46	0.57	0.69	0.79	0.88
	To: Q			0.48	0.59	0.69	0.79	0.89

Delay will vary with input conditions. See page 2-17 for interconnect estimates.