



ALPHA & OMEGA
SEMICONDUCTOR




AOD4128 N-Channel Enhancement Mode Field Effect Transistor

General Description


The AOD4128 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and low gate resistance. This device is ideally suited for use as a low side switch in CPU core power conversion. The device can also be used in PWM, load switching and general purpose applications. Standard Product AOD4128 is Pb-free (meets ROHS & Sony 259 specifications).

Features

$V_{DS} (V) = 25V$
 $I_D = 60 A \quad (V_{GS} = 10V)$
 $R_{DS(ON)} < 4 m\Omega \quad (V_{GS} = 10V)$
 $R_{DS(ON)} < 7 m\Omega \quad (V_{GS} = 4.5V)$



Top View
Drain Connected to
Tab



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	25	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^G	I_D	60	A
$T_C=100^\circ C$		60	
Pulsed Drain Current ^C	I_{DM}	165	
Avalanche Current ^C	I_{AR}	45	
Repetitive avalanche energy $L=0.3mH$ ^C	E_{AR}	304	mJ
Power Dissipation ^B	P_D	75	W
$T_C=100^\circ C$		37	
Power Dissipation ^A	P_{DSM}	2.0	W
$T_A=70^\circ C$		1.3	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	18	25	°C/W
Maximum Junction-to-Ambient ^A		50	60	°C/W
Maximum Junction-to-Case ^B	$R_{\theta JC}$	1	2	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	25			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=25\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$		100		nA
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.3	1.6	2.5	V
$I_{\text{D}(\text{ON})}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	165			A
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$	3.4	4	5.0	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$	5.8	7		$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$	55			S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$	0.7	1		V
I_s	Maximum Body-Diode Continuous Current ^G			60		A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance		3578	4300		pF
C_{oss}	Output Capacitance	$V_{GS}=0\text{V}, V_{DS}=12.5\text{V}, f=1\text{MHz}$	731	950		pF
C_{rss}	Reverse Transfer Capacitance		438	615		pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	2.5	4		Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge		61.8	80		nC
$Q_g(4.5\text{V})$	Total Gate Charge		29.8	39		nC
Q_{gs}	Gate Source Charge	$V_{GS}=10\text{V}, V_{DS}=12.5\text{V}, I_D=20\text{A}$	8.5			nC
Q_{gd}	Gate Drain Charge		12.9			nC
$t_{\text{D}(\text{on})}$	Turn-On DelayTime		11.6			ns
t_r	Turn-On Rise Time	$V_{GS}=10\text{V}, V_{DS}=12.5\text{V}, R_L=0.63\Omega, R_{\text{GEN}}=3\Omega$	17.7			ns
$t_{\text{D}(\text{off})}$	Turn-Off DelayTime		45			ns
t_f	Turn-Off Fall Time		20			ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=100\text{A}/\mu\text{s}$	39	48		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=100\text{A}/\mu\text{s}$	32			nC

A: The value of R_{JJA} is measured with the device mounted on 1 in ² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on R_{JJA} and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=175^\circ\text{C}$.

D. The R_{JJA} is the sum of the thermal impedance from junction to case R_{JJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.







F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=175^\circ\text{C}$.

G. The maximum current rating is limited by bond-wires.

H. These tests are performed with the device mounted on 1 in ² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The SOA curve provides a single pulse rating.

Re0: June. 2007

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)