



ALPHA & OMEGA
SEMICONDUCTOR, LTD



AOD4191L

P-Channel Enhancement Mode Field Effect Transistor

General Description



The AOD4191 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and low gate resistance. The device well suited for high current applications.

- RoHS Compliant
- Halogen Free*

Features

$V_{DS} (V) = -40V$
 $I_D = -34A \quad (V_{GS} = -10V)$
 $R_{DS(ON)} < 25m\Omega \quad (V_{GS} = -10V)$
 $R_{DS(ON)} < 34m\Omega \quad (V_{GS} = -4.5V)$

100% UIS Tested!
100% R_g Tested!



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	-40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^B	I_D	-34	A
$T_C=100^\circ C$		-24	
Pulsed Drain Current ^C	I_{DM}	-70	A
Continuous Drain Current ^A	I_D	-7	
$T_C=100^\circ C$		-6	
Avalanche Current ^C	I_{AR}	-31	A
Repetitive avalanche energy $L=0.1mH$ ^C	E_{AR}	48	mJ
Power Dissipation ^B	P_D	50	W
$T_C=100^\circ C$		25	
Power Dissipation ^A	P_{DSM}	2.5	W
$T_A=70^\circ C$		1.6	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	16.7	25	°C/W
Maximum Junction-to-Ambient ^A		40	50	°C/W
Maximum Junction-to-Case ^B	$R_{\theta JC}$	2.5	3	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=-250\mu\text{A}, V_{GS}=0\text{V}$	-40			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-40\text{V}, V_{GS}=0\text{V}$			-1	μA
			$T_J=55^\circ\text{C}$		-5	
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			±100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu\text{A}$	-1.7	-1.9	-3	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=-10\text{V}, V_{DS}=-5\text{V}$	-70			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=-10\text{V}, I_D=-12\text{A}$		20.5	25	$\text{m}\Omega$
			$T_J=125^\circ\text{C}$	31	38	
g_{FS}	Forward Transconductance	$V_{DS}=-5\text{V}, I_D=-12\text{A}$		30		S
V_{SD}	Diode Forward Voltage	$I_S=-1\text{A}, V_{GS}=0\text{V}$		-0.74	-1	V
I_S	Maximum Body-Diode Continuous Current				-45	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=-20\text{V}, f=1\text{MHz}$	1200	1440	1750	pF
C_{oss}	Output Capacitance		125	160	200	pF
C_{rss}	Reverse Transfer Capacitance		90	125	175	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	2	5	10	Ω
SWITCHING PARAMETERS						
$Q_g(-10\text{V})$	Total Gate Charge	$V_{GS}=-10\text{V}, V_{DS}=-20\text{V}, I_D=-12\text{A}$	24	29	35	nC
$Q_g(-4.5\text{V})$	Total Gate Charge		11	14	17	nC
Q_{gs}	Gate Source Charge		3.5	4.3	5.5	nC
Q_{gd}	Gate Drain Charge		4.5	6.7	9.4	nC
$t_{\text{D(on)}}$	Turn-On DelayTime	$V_{GS}=-10\text{V}, V_{DS}=-20\text{V}, R_L=1.6\Omega, R_{\text{GEN}}=3\Omega$		9.6		ns
t_r	Turn-On Rise Time			16.8		ns
$t_{\text{D(off)}}$	Turn-Off DelayTime			38		ns
t_f	Turn-Off Fall Time			22		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=-12\text{A}, dI/dt=500\text{A}/\mu\text{s}$	15	18	22	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=-12\text{A}, dI/dt=500\text{A}/\mu\text{s}$	56	68	82	nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on 1 in ² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=175^\circ\text{C}$.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=175^\circ\text{C}$.

G. The maximum current rating is limited by bond-wires.

H. These tests are performed with the device mounted on 1 in ² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The SOA curve provides a single pulse rating.

*This device is guaranteed green after data code 8X11 (Sep 1ST 2008).

Rev 1 : Oct-2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage









Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

