



ALPHA & OMEGA
SEMICONDUCTOR

AOTL66912
100V N-Channel AlphaSGT™

General Description

- Trench Power MOSFET - AlphaSGT™ technology
- Combination of low $R_{DS(ON)}$ and wide safe operating area (SOA)
- Higher in-rush current enabled for faster start-up and shorter down time
- RoHS and Halogen-Free Compliant

Applications

- Telecom hotswap
- Load switch
- Solar
- Battery management



Product Summary

V_{DS}	100V
I_D (at $V_{GS}=10V$)	380A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 1.7mΩ
$R_{DS(ON)}$ (at $V_{GS}=6V$)	< 2.5mΩ

100% UIS Tested
100% Rg Tested



TOLLA



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOTL66912	TOLLA	Tape & Reel	2000

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current <small>$T_C=25^\circ C$</small>	I_D	380	A
		269	
Pulsed Drain Current ^C ($\leq 100\mu s$)	I_{DM}	1520	
Continuous Drain Current <small>$T_A=25^\circ C$</small>	I_{DSM}	49	A
		39	
Avalanche Current ^C	I_{AS}	90	A
Avalanche energy <small>$L=0.1mH$</small> ^C	E_{AS}	405	mJ
Power Dissipation ^B	P_D	500	W
		250	
Power Dissipation ^A	P_{DSM}	8.3	W
		5.3	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$t \leq 10s$	$R_{\theta JA}$	10	°C/W
			15	°C/W
Maximum Junction-to-Ambient ^{A,D}	Steady-State	35	45	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.2	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	100			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=100\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			±100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.5	3.0	3.5	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$		1.4	1.7	$\text{m}\Omega$
		$V_{GS}=6\text{V}, I_D=20\text{A}$		2.25	2.75	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		70		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.67	1	V
I_S	Maximum Body-Diode Continuous Current				330	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=50\text{V}, f=1\text{MHz}$		12500		pF
C_{oss}	Output Capacitance			3190		pF
C_{rss}	Reverse Transfer Capacitance			55		pF
R_g	Gate resistance	f=1MHz	0.8	1.75	2.7	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, I_D=20\text{A}$		155	220	nC
Q_{gs}	Gate Source Charge			48		nC
Q_{gd}	Gate Drain Charge			31		nC
Q_{oss}	Output Charge	$V_{GS}=0\text{V}, V_{DS}=50\text{V}$		269		nC
$t_{\text{D(on)}}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, R_L=2.5\Omega, R_{\text{GEN}}=3\Omega$		36		ns
t_r	Turn-On Rise Time			25		ns
$t_{\text{D(off)}}$	Turn-Off DelayTime			90		ns
t_f	Turn-Off Fall Time			40		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		55		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		335		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{ C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA} \leq 10\text{s}$ and the maximum allowed junction temperature of 150° C . The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=175^\circ\text{ C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}=175^\circ\text{ C}$.







D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.





E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=175^\circ\text{ C}$. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{ C}$.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 11: Power De-rating (Note F)




Figure 12: Current De-rating (Note F)




Figure 13: Coss stored Energy




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note G)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note G)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

