

# AOZ32103MQV 100 V, Three-Phase Motor Driver

# **General Description**

The AOZ32103MQV is a high performance three-phase motor driver. It is able to drive three half-bridges consisting of six N-channel power MOSFETs for three-phase application.

AOZ32103MQV has a very low shutdown current (<1 $\mu$ A) when nSLEEP pin is low, which is very suitable for portable products. Built-in trickle charge pump allows the high side driver output to maintain a high level. It also has a built-in current amplifier, which can be used to feed back the total current of the system. The device features multiple protection functions such as internal safety features including shoot-through protection, adjustable dead-time control, VDD under voltage protection and over temperature protection, and has a reporting mechanism.

The AOZ32103MQV is available in a 5mmx4mm QFN-28L package and is rated over a -40°C to +125°C ambient temperature range.

#### **Features**


- Support 100V input voltage range
- 0.8A source and 1A sink current capability
- Integrated bootstrap circuit and 120V V<sub>BST</sub> maximum voltage
- Trickle charge pump support 100% PWM duty cycling when VDD>11V
- Integrated current sense amplifier to feedback the total current
- Adjustable dead-time control to prevent shoot-through
- Sleep mode for power saving of battery powered application
- Thermal shutdown and VDD UVLO protection
- Fault indication output

# **Applications**

- Brushless DC motors and permanent magnet synchronous motors
- Fans and pumps
- Power tools
- E-bike



## Typical Application (3 Phase Motor)





# **Ordering Information**

Part Number	Ambient Temperature Range	Package	Environmental	
AOZ32103MQV	-40 °C to +125 °C	QFN5x4-28L	Green	



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit https://aosmd.com/sites/default/files/media/AOSGreenPolicy.pdf for additional information.

# **Pin Configuration**




Figure 1. QFN5x4-28L (Top Transparent View)

Rev. 1.2 March 2024 **www.aosmd.com** Page 2 of 12



# **Pin Description**

Pin Number	Pin Name	Pin Function
1	GND	Ground.
2	NC	No connection.
3	CSO	Current sense output.
4	NC	No connection.
5	VDD	Gate driver supply voltage.
6	BSA	Bootstrap output, phase A.
7	VOA	High-side source connection phase A.
8	HOA	High-side gate driver output, phase A.
9	LOA	Low-side gate driver output, phase A.
10	BSB	Bootstrap output, phase B.
11	VOB	High-side source connection phase B.
12	НОВ	High-side gate driver output, phase B.
13	LOB	Low-side gate driver output, phase B.
14	BSC	Bootstrap output, phase C.
15	VOC	High-side source connection phase C.
16	HOC	High-side gate driver output, phase C.
17	LOC	Low-side gate driver output, phase C.
18	LSS	Low side source connection and this pin is also the current sense amplifier input.
19	LIC	Low-side gate driver input, phase C.
20	LIB	Low-side gate driver input, phase B.
21	LIA	Low-side gate driver input, phase A.
22	HIC	High-side gate driver input, phase C.
23	HIB	High-side gate driver input, phase B.
24	HIA	High-side gate driver input, phase A.
25	nFAULT	Fault indication. Open-drain output. Logic low when in a fault state.
26	nSLEEP	Sleep mode set pin. Logic low to enter sleep mode, high to enable. Internal pull down.
27	NC	No connection.
28	DT	Dead-time set pin.



# **Absolute Maximum Ratings**

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
VDD to GND	-0.3 V to +14.5 V
BSA/B/C to GND	-0.3 V to +120 V
HOA/B/C	-0.3 V to (BSx <sup>(1)</sup> -VOx <sup>(1)</sup> ) +0.3 V
HOA/B/C (transient, 2µs)	-8 V to (BSx <sup>(1)</sup> -VOx <sup>(1)</sup> ) +0.3V
VOA/B/C to GND	-5 V to +110 V
VOA/B/C to GND (transient, 2µs)	-8 V to +110 V
LOA/B/C to GND	-0.3 V to +14.5 V
LSS to GND	-0.3 V to +4 V
LSS to GND (transient, 2µs)	-1 V to +4 V
All other pins to GND	-0.3V to +6.5V
Junction Temperature (T <sub>J</sub> )	+150°C
Storage Temperature (T <sub>S</sub> )	-65 °C to +150 °C
ESD Rating	2kV

# **Recommended Operating Conditions**

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
DC bus Voltage (V <sub>IN</sub> )	8 V to 100 V
Input Voltage (VDD)	8.5 V to 14 V
Ambient Temperature (T <sub>A</sub> )	-40°C to +125°C
Package Thermal Resistance $(\Theta_{JA})$ $(\Theta_{JC})$	51°C/W 7°C/W

#### Note:

1. x = A,B,C

### **Electrical Characteristics**

 $T_A = 25$  °C, VDD = 12 V, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
Power Supp	Power Supply									
VDD	Gate Driver Supply Voltage		8.5		14	V				
I <sub>QVDD</sub>	Quiescent VDD Supply Current	nSLEEP = 1, gate no switching		2		mA				
I <sub>SLEEP</sub>	VDD supply current in sleep mode	nSLEEP = 0		1		μΑ				
Logic Input	(HIx, LIx, nSLEEP)									
V <sub>INH</sub>	Logic "High" Input Voltage		2			V				
V <sub>INL</sub>	Logic "Low" Input Voltage				8.0	V				
I <sub>INH</sub>	Logic "High" Input Bias Current	V <sub>IH</sub> = 5 V			14	μΑ				
I <sub>INL</sub>	Logic "Low" Input Bias Current	V <sub>IL</sub> = 0.8 V			3	μΑ				
R <sub>SLEEP-PD</sub>	nSLEEP Pull-down Resistance			500		kΩ				
R <sub>PD</sub>	Internal Pull-down Resistance			500		kΩ				



# **Electrical Characteristics** (Continued)

 $T_A$  = 25 °C, VDD = 12 V, unless otherwise specified.

Symbol Parameter		Conditions	Min	Тур	Max	Units
Bootstrap					1	
\/	Rootetran Switch Forward Voltage	I <sub>F_BOOT</sub> = 10 mA			2	V
V <sub>F_BOOT</sub>	Bootstrap Switch Forward Voltage	I <sub>F_BOOT</sub> = 30 mA			3	V
I <sub>F_LIMIT</sub>	Bootstrap Current Limit	VF = 4V		30		mA
Gate Driver				<b>'</b>	,	'
I <sub>SOURCE</sub> (2)	Maximum Source Current			0.8		А
I <sub>SINK</sub> <sup>(2)</sup>	Maximum Sink Current			1		А
R <sub>UP</sub>	Gate Drive Pull-up Resistance	VDS = 1V		5		Ω
R <sub>HS-DN</sub>	HS Gate Drive Pull-Down Resistance	VDS = 1V	0.5		5.5	Ω
R <sub>LS-DN</sub>	LS Gate Drive Pull-Down Resistance	VDS = 1V	0.5		5.5	Ω
t <sub>HS_OFF</sub>	High Side Minimum Off-time				900	ns
Dead Time						
		DT pin tied to GND		150		ns
T <sub>DEAD</sub>	Dead Time	RDT = 1kΩ		0.2		μs
		DT pin open		6		μs
Current Sens	e					I
G	Gain of Amplifier	V <sub>LSS</sub> = DC value, 50 mV to 200 mV		20		V/V
Protection Ci	rcuits					,
$VDD_{UVLO_R}$	VDD UVLO Rising Threshold		6.9	7.8	8.6	V
$VDD_{UVLO_F}$	VDD UVLO Falling Threshold		6	6.8	7.6	V
VDD <sub>HYS</sub>	VDD UVLO Hysteresis			1		V
VBS <sub>UVLO_R</sub>	VBS Rising UVLO Threshold	Voltage between BSx and VOx		7.6		V
		Voltage between BSx and VOx		6.9		V
t <sub>SLEEP</sub>				90		μs
T <sub>OTP</sub>	Thermal Shutdown Temperature			150		°C
•	(Open-Drain Output)		,		,	
V <sub>OL</sub>	Output Low Voltage	IO = 5mA			0.1	V
I <sub>OH</sub>	Output High Leakage Current	VO = 5V			1	μA
		1		1	1	


#### Note:

2. Guaranteed by design.

Rev. 1.2 March 2024 **www.aosmd.com** Page 5 of 12



# **Functional Block Diagram**





## **Detailed Description**

## **VDD Power Up and UVLO**

In order to ensure the normal operation of the gate driver, if the nSLEEP pin is pulled high (normal working state), the gate driver will not work before VDD is higher than the UVLO rising threshold (about 7.6V). AOZ32103MQV pulls the nFAULT pin low, and the report is now undervoltage protection state, until VDD>7.6V, nFAULT pin is pulled high, the gate driver can work normally.

When VDD drops to the UVLO falling threshold (about 6.8V), the gate driver stops working, and the nFAULT pin is pulled low.

## **Bootstrap Circuit and Charge Pump**

Different from the traditional bootstrap architecture, in addition to the diode on the bootstrap path, AOZ32103MQV also adds a switch (S1) to limit the current. When the charging current exceeds 30 mA, it is limited to 30 mA. The purpose is to limit the large current of the bootstrap charging moment. In addition, if the charging current is too large, the reverse recover current of the diode will also be too large. The above two reasons may cause damage to the circuit, so the current limiting function can effectively protect the bootstrap diode.

When the high side remains high for a long time, the bootstrap capacitor slowly discharges. In order to maintain the bootstrap (BSx) voltage, AOZ32103MQV has a built-in charge pump circuit to maintain sufficient voltage so that the high side can remain on.




Figure 2. Bootstrap Circuit Architecture

## Sleep

AOZ32103MQV has very low sleep power consumption. When entering sleep mode, most of the circuits are turned off, and the power consumption can be less than  $1\mu A$ .

Control whether the system enters sleep through nSLEEP pin when:

- nSLEEP = high, enable, normal operation mode
- nSLEEP = low, sleep mode

When the system wakes up from sleep, after about 100 µs, the gate driver will start to work.

#### **Control Logic**

When nSLEEP is pulled high, HOx and LOx follow their respective HIx and LIx signals through the gate driver to drive MOSFETs, and the internal circuit will also judge whether the HIx/LIx signals are high at the same time to avoid shoot-through of High/Low side MOSFETs.

The truth table of the control logic is as follows:

Table 1. Truth Table of the Control Logic

HIx	Llx	HOx	LOx	VOx
L	L	L	L	High Impedance
Н	L	Н	L	VIN
L	Н	L	Н	GND
Н	Н	L	L	High Impedance

#### **Dead Time and Shoot-through Prevention**

AOZ32103MQV has a built-in dead time adjustment function. The dead time can be adjusted only by adjusting the resistance value of the DT pin to ground. Users can set different dead time for different application conditions.

DT pin has three settings, as shown in the table below:

Table 2. DT Pin Settings

DT Pin	Dead Time (µs)				
Open	6				
Tied to GND	0.15				
Add R	Calculated by the following formula: $t_{dead} (\mu s) = 0.04 \times R_{DT} (K\Omega) + 0.15$				

The high side and low side are independently controlled by individual signals. In order to prevent the high side and low side MOSFETs from being turned on at the same time, AOZ32103MQV has a built-in shoot-through prevention mechanism. The following figure illustrates the dead time and shoot-through prevention mechanism.






Figure 3. Dead Time and Shoot-through Prevention

#### **Current Sense**

AOZ32103MQV has a built-in amplifier circuit with a gain of 20V/V, which is used to feed back the total current of the system.

The LSS pin is the input terminal of the amplifier. When the low side MOSFET is turned on, the total current of the system flows through the shunt resistor between LSS and GND, and the voltage difference generated by the shunt resistor is the voltage of LSS, which is amplified 20 times by the internal amplifier. The current is output by CSO ,and charge the external capacitor. The capacitance of this CSO to ground is recommended to be 1nF.

When the low side MOSFET is turned off, no current flows through the shunt resistance of LSS to ground. At this time, the capacitance of CSO can only be discharged through the internal resistance of CSO (about 475K $\Omega$ ), causing the discharge rate to be too slow to keep up with the actual current discharge rate, so it is recommended to connect a resistor of about 1K $\Omega$  in parallel to maintain the accuracy of current feedback.

The recommended operating range of LSS is 50 mV~200 mV, in this range, the amplification factor of the amplifier will be close to 20 times, because the voltage of CSO is limited to about 4V.

Therefore, it is recommended to design the operating voltage of LSS below 200 mV in order to obtain accurate feedback.

## **Over Temperature Protection**

When the system is working, if the temperature of the die is too high and exceeds the internally set temperature protection level (about 150°C), AOZ32103MQV automatically enters the over-temperature protection, the gate driver stops working and does not output signals, and the nFAULT pin is pulled low at the same time.

#### **Fault Report**

The nFAULT pin is an open-drain output and requires an external pull-up resistor to report a fault. Users can use this signal to judge whether the AOZ32103MQV is in a normal or faulty state. The fault pin reports the following two types of faults.

#### VDD UVLO :

- When VDD power up and
   VDD < VDD UVLO rising threshold</li>
- When VDD power down and VDD < VDD UVLO falling threshold</li>
- Over temperature: junction temperature > 150°C


When a fault occurs, nFAULT pin pull low.



# **Layout Considerations**

A good layout is very important for noise suppression and driver performance. List the following four layout suggestions and refer to the figure below:


- 1. The bootstrap capacitor needs to be close to the corresponding pin.
- The VDD capacitor should be placed as close as possible to the VDD pin, which can effectively reduce noise.
- 3. The external components of the CSO should be close to the corresponding pins.
- 4. The GND of the VDD capacitor is close to the GND pin and connected to the exposed pad.





Rev. 1.2 March 2024 **www.aosmd.com** Page 9 of 12




# Package Dimensions, QFN5x4-28L







#### RECOMMENDED LAND PATTERN



SYMBOLS	DIM	IENSION IN	MM	DIMENSION IN INCHES		
STIVIBULS	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00		0.05	0.000		0.002
A2	0.15 0.20		0.25	0.006	0.008	0.010
b	0.20	0.25	0.30	0.008	0.010	0.012
b1		0.175 REF		0.007 REF		
D	3.90	4.00	4.10	0.154	0.157	0.161
D1	2.55	2.65	2.75	0.100	0.104	0.108
E	4.90	5.00	5.10	0.193	0.197	0.201
E1	3.55	3.65	3.75	0.140	0.144	0.148
е	0.50BSC				0.020BSC	
L	0.35	0.40	0.45	0.014	0.016	0.018

UNIT: mm

#### NOTE:


1. CONTROLLING DIMENSION IS MILLIMETER.
CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

Rev. 1.2 March 2024 **www.aosmd.com** Page 10 of 12



# Tape and Reel Dimensions, QFN5x4-28L


## QFN5x4\_24L\_EP3\_S/QFN5x4\_28L\_EP1\_S Carrier Tape



UNIT: MM


PACKAGE	A0	В0	К0	D0	D1	٧	Ε	F	P0	P1	P2	Т
QFN5×4 −0.75	4.30 ±0.10	5.30 ±0.10	1.10 ±0.10	Ø1.50 +0.10 -0.00	Ø1.50 ±0.10	12.00 ±0.3	1.75 ±0.10	5.50 ±0.05	4.00 ±0.10	8.00 ±0.10	2.00 ±0.05	0.30 ±0.05

## QFN5x4 24L EP3 S/QFN5x4 28L EP1 S Reel





# **Part Marking**



Part Number	Description	Code
AOZ32103MQV	Green Product	ACM0

#### LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS's products are provided subject to AOS's terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

#### LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 1.2 March 2024 www.aosmd.com Page 12 of 12