




## N-channel Enhancement-mode Power MOSFET

**RoHS-compliant, Halogen-free**

**Low Conductance Losses**

**Ultra-low Forward Diode**

**Low Profile (< 0.7mm )**




$BV_{DSS}$	25V
$R_{DS(ON)}$	1.8mΩ
$I_D$	32A

## Description

The AP1004CMX-3 uses the latest APEC Power MOSFET silicon technology with advanced technology GreenFET™ packaging to provide the lowest on-resistance, a low profile and dual-sided cooling capability.

The GreenFET™ package is compatible with existing soldering techniques and is ideal for power applications, especially for high-frequency/high-efficiency DC-DC converters.



## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	25	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$ at $T_A=25^\circ\text{C}$	Continuous Drain Current <sup>3</sup>	32	A
$I_D$ at $T_A= 70^\circ\text{C}$	Continuous Drain Current <sup>3</sup>	25	A
$I_D$ at $T_C=25^\circ\text{C}$	Continuous Drain Current <sup>4</sup>	160	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	250	A
$P_D$ at $T_A=25^\circ\text{C}$	Total Power Dissipation <sup>3</sup>	2.8	W
$P_D$ at $T_A=70^\circ\text{C}$	Total Power Dissipation <sup>3</sup>	1.8	W
$P_D$ at $T_C=25^\circ\text{C}$	Total Power Dissipation <sup>4</sup>	73.5	W
$E_{AS}$	Single Pulse Avalanche Energy <sup>5</sup>	28.8	mJ
$I_{AR}$	Avalanche Current	24	A
$T_{STG}$	Storage Temperature Range	-40 to 150	°C
$T_J$	Operating Junction Temperature Range	-40 to 150	°C

## Thermal Data

$R_{thj-c}$	Maximum Thermal Resistance, Junction-case <sup>4</sup>	1.7	°C/W
$R_{thj-a}$	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	45	°C/W

## Ordering Information

**AP1004CMX-3TR RoHS-compliant halogen-free GreenFET™ MX package, shipped on tape and reel (4800 pcs/reel)**



**Electrical Specifications at  $T_j=25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	25	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=32\text{A}$	-	1.3	1.8	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=25\text{A}$	-	1.9	3.2	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1	-	3	V
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=25\text{A}$	45	80	-	S
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}$	-	-	500	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Source Leakage	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge <sup>2</sup>	$I_{\text{D}}=25\text{A}$	-	31.5	50	nC
$Q_{\text{gs}1}$	Pre- $V_{\text{th}}$ Gate-Source Charge	$V_{\text{DS}}=13\text{V}$	-	5.3	-	nC
$Q_{\text{gs}2}$	Post- $V_{\text{th}}$ Gate-Source Charge	$V_{\text{GS}}=4.5\text{V}$	-	1.7	-	nC
$Q_{\text{gd}}$	Gate-Drain ("Miller") Charge		-	15.3	-	nC
$Q_{\text{godr}}$			-	9.2	-	nC
$Q_{\text{sw}}$			-	17	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time <sup>2</sup>	$V_{\text{DS}}=13\text{V}$	-	20	-	ns
$t_r$	Rise Time	$I_{\text{D}}=25\text{A}$	-	130	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_G = 1.8\Omega$	-	25	-	ns
$t_f$	Fall Time	$V_{\text{GS}}= 5\text{ V}$	-	110	-	ns
$C_{\text{iss}}$	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	3300	5280	pF
$C_{\text{oss}}$	Output Capacitance	$V_{\text{DS}}=25\text{V}$	-	1600	-	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance	f=1.0MHz	-	350	-	pF

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$I_S$	Continuous Source Current ( Body Diode )		-	-	32	A
$I_{\text{SM}}$	Pulsed Source Current ( Body Diode ) <sup>1</sup>		-	-	250	A
$V_{\text{SD}}$	Forward On Voltage <sup>2</sup>	$I_S=10\text{A}, V_{\text{GS}}=0\text{V}$	-	-	0.75	V
$t_{\text{rr}}$	Reverse Recovery Time <sup>2</sup>	$I_S=25\text{A}, V_{\text{GS}}=0\text{V},$ $dI/dt=100\text{A}/\mu\text{s}$	-	60	90	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		-	75	113	nC

**Notes:**

- 1.Pulse width limited by maximum junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board.
4. $T_C$  measured with thermocouple mounted to top (Drain) of part.
- 5.Starting  $T_j=25^\circ\text{C}$ ,  $L=0.1\text{mH}$ ,  $R_G=25\Omega$

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



## Typical Electrical Characteristics




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance vs. Gate Voltage




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature



## Typical Electrical Characteristics (cont.)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform





Fig 12. Gate Charge Waveform



## Package Dimensions: Medium Size Can MX



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	6.25	6.30	6.35
B	4.80	4.93	5.05
C	3.85	3.90	3.95
D	0.35	0.40	0.45
E	0.68	0.70	0.72
F	0.68	0.70	0.72
G	1.38	1.40	1.42
H	0.80	0.82	0.84
J	0.38	0.40	0.42
K	0.88	0.95	1.01
L	2.28	2.35	2.41
M	0.59	0.65	0.70
N	0.03	0.06	0.08

1. All dimensions are in millimeters.
2. For information on solder stencil and substrate design, please contact APEC at support@a-powerusa.com

## Marking Information:

### Laser Marking

