

## **30V N+P-Channel Enhancement Mode MOSFET**

#### **Description**

The AP10G03S uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

#### **General Features**

 $V_{DS} = 30V I_{D} = 12 A$ 

 $R_{DS(ON)}$  < 12m $\Omega$  @  $V_{GS}$ =10V

 $V_{DS} = -30V I_{D} = -9.8 A$ 


 $R_{DS(ON)}$  < -25m $\Omega$  @  $V_{GS}$ =10V

### **Application**

Battery protection

Load switch

Uninterruptible power supply





PIN#1

### Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP10G03S	SOP-8	AP6G03S XXX YYYY	3000

### Absolute Maximum Ratings (T<sub>c</sub>=25<sup>°</sup>Cunless otherwise noted)

			Rating		
Symbol	Parameter	N-Ch	P-Ch	Units	
V <sub>DS</sub>	Drain-Source Voltage	30	-30	V	
Vgs	Gate-Source Voltage	±20	±20	V	
I <sub>D</sub> @T <sub>A</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	12	-9.8	А	
Ip@T <sub>A</sub> =70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	7	-5.2	А	
Ірм	Pulsed Drain Current <sup>2</sup>	36	-26	А	
EAS	Single Pulse Avalanche Energy <sup>3</sup>	24	72	mJ	
las	Avalanche Current	22	-38	Α	
P <sub>D</sub> @T <sub>A</sub> =25°C Total Power Dissipation <sup>4</sup>		1.5	1.5	W	
Tstg Storage Temperature Range		-55 to 150	-55 to 150	°C	
T <sub>J</sub> Operating Junction Temperature Range		-55 to 150	-55 to 150	°C	
R <sub>θJA</sub> Thermal Resistance Junction-Ambient <sup>1</sup>			85	°C/W	
Rejc	Thermal Resistance Junction-Case <sup>1</sup>		25	°C/W	



### 30V N+P-Channel Enhancement Mode MOSFET

#### N-Channel Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	30			V
®BVoss/®TJ	BVDSS Temperature Coefficient	Reference to 25°C , I <sub>D</sub> =1mA		0.023		V/°C
		V <sub>GS</sub> =10V , I <sub>D</sub> =8A			12	
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =4.5V , I <sub>D</sub> =6A			18	$\mathbf{m}\Omega$
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1.2		2.5	V
₹VGS(th)	V <sub>GS(th)</sub> Temperature Coefficient			-5.08		mV/°C
		V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C	1		1	
IDSS	Drain-Source Leakage Current	V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =55°C			5 uA	
Igss	Gate-Source Leakage Current	$V_{GS}$ = $\pm 20V$ , $V_{DS}$ = $0V$			±100	nA
gfs	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =8A		24		S
Rg	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz		1.8		Ω
Qg	Total Gate Charge (4.5V)			9.63		
Qgs	Gate-Source Charge	V <sub>DS</sub> =15V , V <sub>GS</sub> =4.5V , I <sub>D</sub> =8A		3.88		nC
Q <sub>gd</sub>	Gate-Drain Charge			3.44		
Td(on)	Turn-On Delay Time	· Mile		4.2		
Tr	Rise Time	V <sub>DD</sub> =15V , V <sub>GS</sub> =10V ,		8.2		
Td(off)	Turn-Off Delay Time	R <sub>G</sub> =1.5		31		ns
T <sub>f</sub>	Fall Time			4		
Ciss	Input Capacitance			940		
Coss	Output Capacitance	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , f=1MHz		131		pF
Crss	Reverse Transfer Capacitance			109		
Is	Continuous Source Current <sup>1,5</sup>				9	Α
Іѕм	Pulsed Source Current <sup>2,5</sup>	─V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			36	Α
VsD _	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =1A , T <sub>J</sub> =25°C			1	V
tr	Reverse Recovery Time			8		nS
Qrr	Reverse Recovery Charge	— IF=8A , dI/dt=100A/μs , T <sub>J</sub> =25°C		2.9		nC

#### Note:

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leqq$  300us , duty cycle  $\leqq$  2%
- 3. The EAS data shows Max. rating . The test condition is  $V_{DD}$ =25V,  $V_{GS}$ =10V, L=0.1 mH,  $I_{AS}$ =21A
- 4 .The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.



## **30V N+P-Channel Enhancement Mode MOSFET**

#### P-Channel Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =-250uA	-30			V
2BVpss/2Tj	BVDSS Temperature Coefficient	Reference to 25°C , I <sub>D</sub> =-1mA		-0.022		V/°C
		V <sub>GS</sub> =-10V , I <sub>D</sub> =-6A			25	
Rds(on)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-4.5V , I <sub>D</sub> =-4A			42	mΩ
VGS(th)	Gate Threshold Voltage		-1.0		-2.5	V
₹VGS(th)	V <sub>GS(th)</sub> Temperature Coefficient	-V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =-250uA		4.6		mV/°C
la a a	Drain-Source Leakage Current	V <sub>DS</sub> =-24V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C			-1	
IDSS		V <sub>DS</sub> =-24V , V <sub>GS</sub> =0V , T <sub>J</sub> =55°C			-5	uA
Igss	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V			±100	nA
gfs	Forward Transconductance	V <sub>DS</sub> =-5V , I <sub>D</sub> =-6A		17		S
Rg	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz		13		
Qg	Total Gate Charge (-4.5V)	5		12.6		
Qgs	Gate-Source Charge	V <sub>DS</sub> =15V , V <sub>GS</sub> =-4.5V , I <sub>D</sub> =-6A		4.8		nC
Q <sub>gd</sub>	Gate-Drain Charge			4.8		
Td(on)	Turn-On Delay Time			4.6		
Tr	Rise Time	V <sub>DD</sub> =-15V , V <sub>GS</sub> =-10V ,		14.8		
Td(off)	Turn-Off Delay Time	R <sub>G</sub> =3.3 , I <sub>D</sub> =-6A		41		ns
T <sub>f</sub>	Fall Time	15 671		19.6		
Ciss	Input Capacitance			1345		
Coss	Output Capacitánce	-  V <sub>DS</sub> =-15V , V <sub>GS</sub> =0V , f=1MHz		194		pF
Crss	Reverse Transfer Capacitance			158		
Is (	Continuous Source Current <sup>1,5</sup>				-6.5	Α
Ism	Pulsed Source Current <sup>2,5</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			-26	Α
Vsp	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =-1A , T <sub>J</sub> =25°C			-1.2	V

#### Note:

- 1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZcopper.
- 2.The data tested by pulsed , pulse width  $\leq$  300us , duty cycle  $\leq$  2%
- 3. The EAS data sh. The power dissipation is limited by ows Max. rating
- 4. The test condition is V150 $^{\circ}$ C junction temperature DD = -25 V,VGS = -10V,L=0.1mH,IAS = -30A
- 5 .The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.



## **30V N+P-Channel Enhancement Mode MOSFET**




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized  $V_{\text{GS(th)}}$  vs.  $T_{\text{J}}$ 





Fig.6 Normalized  $R_{DSON}$  vs.  $T_J$ 

## 30V N+P-Channel Enhancement Mode MOSFET






Fig.7 Capacitance

Fig.8 Safe Operating Area





Fig.9 Normalized Maximum Transient Thermal Impedance






Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform



## **30V N+P-Channel Enhancement Mode MOSFET**




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized V<sub>GS(th)</sub> v.s T<sub>J</sub>




Fig.2 On-Resistance v.s Gate-Source




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized  $R_{DSON}$  v.s  $T_J$ 

0

## 30V N+P-Channel Enhancement Mode MOSFET






Fig.7 Capacitance







Fig.9 Normalized Maximum Transient Thermal Impedance







Fig.10 Switching Time Waveform


Fig.11 Unclamped Inductive Switching Waveform




## **30V N+P-Channel Enhancement Mode MOSFET**


# Package Mechanical Data-SOP-8/ESOP-8







	Dimanaiana In	M: 11:	Dimana i ana	In Inches		
Symbol	Dimensions In Millimeters			Dimensions In Inches		
	Min	Max 🔘	Min	Max		
Α	1. 350	1. 750	0. 053	0.069		
A1	0. 100	0. 250	0. 004	0.010		
A2	1. 350	1, 550	0. 053	0. 061		
b	0. 330	0.510	0. 013	0. 020		
С	0. 170	0. 250	0.006	0. 010		
D	4. 700	5. 100	0. 185	0. 200		
E	3.800	4. 000	0. 150	0. 157		
E1	5. 800	6. 200	0. 228	0. 244		
е	1, 270 (BSC)		0.050	(BSC)		
L	0.400	1. 270	0. 016	0.050		
θ	0,	8°	0°	8°		



Recommended Minimum Pads-





### 30V N+P-Channel Enhancement Mode MOSFET

#### **Attention**

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO. LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.