




- ▼ Low On-resistance
- ▼ Simple Drive Requirement
- ▼ Fast Switching Characteristic
- ▼ RoHS Compliant & Halogen-Free




$BV_{DSS}$	500V
$R_{DS(ON)}$	0.27 $\Omega$
$I_D$	20A

### Description

AP18N50 series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The TO-3P package is widely preferred for commercial-industrial applications. The device is suited for switch mode power supplies, DC-AC converters and high current high speed switching circuits.



### Absolute Maximum Ratings @ $T_J=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	500	V
$V_{GS}$	Gate-Source Voltage	+30	V
$I_D@T_C=25^\circ\text{C}$	Drain Current, $V_{GS}$ @ 10V	20	A
$I_D@T_C=100^\circ\text{C}$	Drain Current, $V_{GS}$ @ 10V	10	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	80	A
$P_D@T_C=25^\circ\text{C}$	Total Power Dissipation	150	W
$E_{AS}$	Single Pulse Avalanche Energy <sup>2</sup>	200	mJ
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

### Thermal Data

Symbol	Parameter	Value	Units
Rthj-c	Maximum Thermal Resistance, Junction-case	0.833	$^\circ\text{C}/\text{W}$
Rthj-a	Maximum Thermal Resistance, Junction-ambient	40	$^\circ\text{C}/\text{W}$



# AP18N50W-HF

## Electrical Characteristics @T<sub>j</sub>=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =1mA	500	-	-	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>3</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =10A	-	-	0.27	Ω
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	2	-	4	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =10V, I <sub>D</sub> =10A	-	10	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V	-	-	100	uA
I <sub>GSS</sub>	Gate-Source Leakage	V <sub>GS</sub> =±30V, V <sub>DS</sub> =0V	-	-	±100	nA
Q <sub>g</sub>	Total Gate Charge	I <sub>D</sub> =20A	-	94	150	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =400V	-	23	-	nC
Q <sub>gd</sub>	Gate-Drain ("Miller") Charge	V <sub>GS</sub> =10V	-	36	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> =200V	-	113	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =10A	-	80	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>G</sub> =50Ω	-	525	-	ns
t <sub>f</sub>	Fall Time	V <sub>GS</sub> =10V	-	100	-	ns
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V	-	4600	7400	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =25V	-	350	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	10	-	pF

## Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V <sub>SD</sub>	Forward On Voltage <sup>3</sup>	I <sub>S</sub> =20A, V <sub>GS</sub> =0V	-	-	1.3	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>S</sub> =20A, V <sub>GS</sub> =0V	-	490	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	di/dt=100A/μs	-	10	-	uC

### Notes:

- 1.Pulse width limited by Max junction temperature.
- 2.Starting T<sub>j</sub>=25°C , V<sub>DD</sub>=50V , L=1mH , R<sub>G</sub>=25Ω
- 3.Pulse test

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Normalized  $BV_{DSS}$  v.s. Junction Temperature




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform



## MARKING INFORMATION

