

1.2MHz, and 1V Low Input Voltage, Synch Step-Up Converter with True Cutoff Output

General Description

The AP2002 is synchronous, fixed frequency, step-up DC/DC converters with true cutoff output, delivering high efficiency in a SOT23-6L package. Capable of supplying 3.6V at 180mA from 1.5V input, the device contains an internal NMOS switch and PMOS synchronous rectifier. A switching frequency of 1.2MHz minimizes solution footprint by allowing the use of tiny, low profile inductors and ceramic capacitors. The AP2002 can enter power saving mode at light loads.

The AP2002 has true cutoff function, when EN pin input logic low level, the device can disconnect output from input completely, realizing the low shutdown current of under 0.1 μ A typical from VIN pin.

The device is available in the small profile SOT23-6L package.


Applications

- Cellular and Smart Phones
- Microprocessors and DSP Core Supplies
- Wireless and DSL Modems
- Portable Instruments
- Electronic Tag

Features


- Input voltage rang is 1.1V~5.5V
- Start-up voltage with load is 1V (Typical, when $V_{OUT}=3.6V$, $I_{OUT}=1mA$)
- Feedback voltage is 500mV
- Max load current is 180mA (when $V_{OUT}=3.6V$, $V_{IN}=1.5V$)
- High efficiency: Up to 92%
- 1.2MHz Constant switching frequency
- True cutoff function: Completely disconnect output from input when EN shutdown device
- 0.1 μ A Shutdown current (Typical)
- Protection function: UVLO, OCP, SCP, OTP
- Space saving 6-Pin SOT23-6L package

Package/Order Information



Order code	Package
AP2002TC-A1	SOT23-6L


Typical Application Circuit



Pin Description

Pin No.	Pin Name	Pin Function
1	SW	Power Switch Pin. It is the switch node connection to Inductor.
2	GND	Ground Pin.
3	EN	Chip Shutdown Signal Input. Logic high is normal operation mode. Logic Low is shutdown mode and the device let output disconnect from input completely.
4	FB	Feedback Input Pin. Connect FB to the center point of the external resistor divider. The feedback threshold voltage is 500mV.
5	VOOUT	Power Output Pin. V_{OUT} is disconnect from V_{IN} in shutdown.
6	VIN	Power Supply Input. Must be closely decoupled to GND, with a 10 μ F or greater ceramic capacitor.

Functional Block Diagram



Absolute Maximum Ratings ⁽¹⁾

Input Supply Voltage -0.3V to +6V
 SW Voltage.....-0.3V to +6V
 FB, EN Voltage.....-0.3V to +6V
 VOUT Voltage.....-0.3V to +6V
 ESD Rating (Human Body Model)..... ±2 kV ⁽²⁾

Package Thermal Resistance
 $\Theta_{JA}^{(3)}$160 °C/W
 $\Theta_{JC}^{(4)}$40 °C/W
 Operating Temperature Range.....-40 °C to +85 °C
 Storage Temperature Range.....-65 °C to +150 °C
 Lead Temperature (Soldering, 10s).....+260 °C

- (1). All voltages refer to GND pin unless otherwise noted; Stresses exceed those ratings may damage the device.
 (2). Tested and classified as Class 3A per ESDA/JEDEC JDS-001-2017.
 (3). Soldered to 100 mm², 1oz copper clad.
 (4). Measured on pin 1(SW) Close to plastic interface.

Electrical Characteristics ⁽¹⁾

(V_{IN}=1.5V, V_{OUT}=3.6V, T_A = 25 °C, unless otherwise noted.)

Parameter	Conditions	Min	Typ	Max	Unit
Input voltage range		1.1		5.5	V
Minimum Start-Up Voltage	I _{OUT} = 1mA		1	1.1	V
Minimum Operating Voltage	V _{EN} = V _{IN}		0.75		V
Output Voltage Range		2.5		5.5	V
Feedback Voltage		490	500	510	mV
Feedback input current	V _{FB} = 0.5V		0.01		μA
Quiescent Current(Shutdown)	V _{EN} = 0V		0.01	1	μA
Quiescent Current(Active)	IC enabled, No load, No switching, Measured on V _{IN}		1	3	μA
	IC enabled, No load, No switching, Measured on V _{OUT}		30	50	μA
Leakage current into VOUT	V _{EN} = 0V		1		μA
NMOS Switch Leakage	V _{SW} = 5V		0.1	5	μA
PMOS Switch Leakage	V _{SW} = 0V		0.1	5	μA
NMOS Switch ON Resistance	V _{OUT} = 3.3V		0.40		Ω
	V _{OUT} = 5V		0.35		Ω
PMOS Switch ON Resistance	V _{OUT} = 3.3V		0.70		Ω
	V _{OUT} = 5V		0.60		Ω
Line Regulation	V _{IN} = 1.1V to 3.0V, I _{OUT} = 10mA		1		%/V
Load Regulation	I _{OUT} = 1mA to 20mA		0.02		%/mA
NMOS Current Limit			850		mA
Current Limit Delay to Output ⁽²⁾			40		ns
Max Duty Cycle	V _{FB} = 0.5V	80	85		%
Switching Frequency			1.2		MHz
Soft start			1		ms
EN Input Threshold		1.2			V
EN Input Current	V _{EN} = 5.5V		0.01	1	μA
Overtemperature Protection			160		°C
Overtemperature Hysteresis			20		°C

- (1) Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
 (2) Guaranteed by design.

Functional Description

1. Operation

The AP2002 is 1.2MHz, synchronous boost converter housed in a 6-lead SOT package. Able to operate from an input voltage below 1.1V, the device features fixed frequency, current mode PWM control for exceptional line and load regulation. With its low $R_{DS(ON)}$ and gate charge internal MOSFET switches, the device maintains high efficiency over a wide range of load current. Detailed descriptions of the operating modes follow.

The AP2002 has true cutoff function, when EN pin input logic low level, the device can disconnect output from input completely, realizing the low shutdown current of under 0.1μA typical from VIN pin.

2. Synchronous Rectification

The AP2002 integrates a synchronous rectifier to improve efficiency as well as to eliminate the external Schottky diode. The synchronous rectifier is used to reduce the conduction loss contributed by the forward voltage of Schottky diode. The synchronous rectifier is realized by a P-ch MOSFET with gate control circuitry that incorporates relatively complicated timing concerns.

3. Low Voltage Start-Up

The AP2002 will start up at a typical VIN voltage of 1V or higher. The low voltage start-up circuitry controls the internal NMOS switch up to a maximum peak inductor current of 850mA (typical), with an approximate 1.5us off-time during start-up, allowing the devices to start up into an output load. Once VOUT exceeds 2.3V, the start-up circuitry is disabled and normal fixed frequency PWM operation is initiated. In this mode, the AP2002 operate independent of VIN, allowing extended operating time as the battery can droop to several tenths of a volt without affecting output voltage regulation. The limiting factor for the application becomes the ability of the battery to supply sufficient energy to the output.

4. Low Noise Fixed Frequency Operation

Oscillator: The frequency of operation is internally set to 1.2MHz.

Error Amp: The error amplifier is an internally compensated trans-conductance type (current output) with a trans-conductance (gm) = 33 micro-siemens. The internal 0.5V reference voltage is compared to the voltage at the FB pin to generate an error signal at the output of the error amplifier. A voltage divider from VOUT to ground programs the output voltage via FB from 2.5V to 5.5V.

Current Sensing: A signal representing NMOS switch current is summed with the slope compensator. The summed signal is compared to the error amplifier output to provide a peak current control command for the PWM. Peak switch current is limited to approximately 850mA independent of input or output voltage. The current signal is blanked for 40ns to enhance noise rejection.

Zero Current Comparator: The zero current comparator monitors the inductor current to the output and shuts off the synchronous rectifier once this current reduces to approximately 20mA. This prevents the inductor current from reversing in polarity improving efficiency at light loads.

5. Pulse Skipping Mode

At very light load, the AP2002 automatically switches into Pulse Skipping Mode to improve efficiency. During this mode, the PWM control will skip some pulses to maintain regulation. If the load increases and the output voltage drop, the device will automatically switch back to normal PWM mode and maintain regulation.

6. Device Shutdown

When EN is set logic high, the AP2002 is put into operation. If EN is set logic low, the device is put into shutdown mode and consumes lower than 1μA current. In shutdown mode, the device stops switching, all internal control circuitry is switched off, and the load is isolated from the input. This also means that the device can disconnect output from input completely, realizing the low shutdown current of under 0.1μA typical from VIN pin. After start-up timing, the internal circuitry is supplied by VOUT, however, if shutdown mode is enabled, the internal circuitry will be supplied by battery again.

7. Thermal Shutdown

A thermal shutdown is implemented to prevent the damage due to excessive heat and power dissipation. Typically, the thermal shutdown happens at the junction temperature of 160°C. When the thermal shutdown is triggered, the device stops switching until the junction temperature drops the hysteresis temperature lower than thermal shutdown threshold, then the device starts switching again.

Application Information

1. Setting the Output Voltage

The AP2002 feedback voltage is regulated at 0.5V and the output voltage is programed by the feedback divider R1 and R2, where R1 form the upper feedback resistor and R2 is the lower feedback resistor. The output voltage can be calculated using the following Equation 1.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.5V \times \left(1 + \frac{R1}{R2}\right) \quad (1)$$

2. Inductor

The high switching frequency of 1.2MHz allows for small surface mount inductors. For most designs, the AP2002 operates with inductors of 2.2μH to 4.7μH.

Larger inductors mean less inductor current ripple and usually less output voltage ripple. Larger inductors also mean more load power can be delivered. But large inductors are also with large profile and costly. The inductor ripple current is typically set for 20% to 40% of the maximum inductor current. When selecting an inductor, the DC current rating must be high enough to avoid saturation at peak current. For optimum load transient and efficiency, the low DCR should be selected. Equation 2 can estimate inductance current:

$$I_L = \frac{I_{OUT} \times V_{OUT}}{V_{IN} \times 0.8} \quad (2)$$

Where

- VOUT is the output voltage.
- VIN is the input voltage.
- IL is the maximum inductance current.

Equation 3 can calculate the inductance value:

$$L = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{\Delta I_L \times F \times V_{OUT}} \quad (3)$$

Where

- ΔI_L is the inductor peak-to-peak ripple current.
- V_{OUT} is the output voltage.
- V_{IN} is the input voltage.
- F is the switching frequency.
- L is the inductor value.

3. Input Capacitor

The input capacitor reduces the surge current drawn from the input and the switching noise from the converter. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high

frequency switching current passing to the input. A low ESR input capacitor sized for maximum RMS current must be used. Multilayer Ceramic Capacitor (MLCC) with X5R or X7R dielectric is highly recommended because of their low ESR, low temperature coefficients and compact size characteristics. A 10 μ F MLCC capacitor is sufficient for most applications.

4. Output Capacitor


The output capacitor is required to keep the output voltage ripple small and to ensure regulation loop stability. The output capacitor must have low impedance at the switching frequency. MLCC with X5R or X7R dielectric is recommended due to their low ESR, low temperature coefficients and compact size characteristics.

Layout Guidance

When doing the PCB layout, the following suggestions should be taken into consideration to ensure proper operation of the AP2002. These suggestions are also illustrated graphically in the below Figure.


1. The power path including the GND trace, the SW trace and the VIN trace should be as short as possible, direct and wide.
2. The FB pin should be connected directly to the center point of the output feedback resistors divider.
3. The input decoupling MLCC should be placed as close to the VIN and GND pins as possible and connected to input power plane and ground plane directly. This capacitor provides the AC current to the internal power MOSFETs.
4. The power path between the output MLCC, and the power inductor should be kept short and the other terminal of the capacitor should connect to the ground plane directly to reduce noise emission.
5. Keep the switching node, SW, away from the sensitive FB node.
6. Keep the negative terminals of input capacitor and output capacitor as close as possible.

7. Use large copper plane and thermal vias for GND for the best heat dissipation and noise immunity.




Typical Performance Characteristics

All curves taken at $V_{IN} = 2.4V$, $V_{OUT} = 3.6V$ with configuration in Typical Application Circuit shown in this datasheet. $T_A = 25^\circ C$, unless otherwise specified.



**Figure 1. Efficiency vs. Load Current,
 $V_{OUT} = 3.6V$**



**Figure 2. Efficiency vs. Load Current,
 $V_{OUT} = 5V$**




Figure 3. Max. Output current vs. Input voltage






Figure 4. Output voltage vs. Load Current



**Figure 5. Startup Waveforms
 $V_{in}=2.4V$, $V_{out}=3.6V$, $R_L=36\Omega$**



**Figure 6. Startup Waveforms
 $V_{in}=3.6V$, $V_{out}=5V$, $R_L=51\Omega$**

Typical Performance Characteristics(continued)

All curves taken at $V_{IN} = 2.4V$, $V_{OUT} = 3.6V$ with configuration in Typical Application Circuit shown in this datasheet. $T_A = 25^\circ C$, unless otherwise specified.




Figure 7. Output Ripple Waveforms
 $V_{IN}=2.4V$, $V_{OUT}=3.6V$, $I_{OUT}=10mA$




Figure 8. Output Ripple Waveforms
 $V_{IN}=2.4V$, $V_{OUT}=3.6V$, $I_{OUT}=100mA$




Figure 9. Output Ripple Waveforms
 $V_{IN}=3.6V$, $V_{OUT}=5V$, $I_{OUT}=10mA$




Figure 10. Output Ripple Waveforms
 $V_{IN}=3.6V$, $V_{OUT}=5V$, $I_{OUT}=200mA$




Figure 11. Load Transient,
 $V_{IN}=2.4V$, $V_{OUT}=3.6V$, $I_{OUT}=20mA-80mA$





Figure 12. Load Transient,
 $V_{IN}=3.6V$, $V_{OUT}=5V$, $I_{OUT}=20mA-80mA$

Package Information

Package Outline and Dimensions



Size Symbol	Min. (mm)	Max. (mm)	Size Symbol	Min. (mm)	Max. (mm)
A	1.050	1.450	E	2.600	3.000
A1	0.000	0.150	e	0.95	
A2	0.900	1.300	e1	1.800	2.000
b	0.300	0.500	L	0.300	0.600
c	0.080	0.220	L1	0.6	
D	2.820	3.050	θ	0 °	8 °
E1	1.500	1.700			

Top mark	Package
F4XXX	SOT23-6L

Note: XXX = Internal Code

- Notes:
- 1. This drawing is subjected to change without notice.
 - 2. Body dimensions do not include mold flash or protrusion.

Technical drawing of a circular part with four pockets. The drawing includes a front view, a side view, a detail view of a pocket, and a top view. Dimensions are given in mm.

Front View: Circular part with diameter A , thickness T , and four pockets. The pockets are defined by dimensions W , F , $E1$, $P1$, $P2$, $P0$, $\text{Ø}D0$, $\text{Ø}D1$, and $K0$.

Side View: Profile of the part showing the thickness T and the distance $T1$ from the center to the edge.

Detail A: Detail view of a pocket showing dimensions d , $\text{Ø}C$, and $\text{Ø}D$.

Top View: Layout of the pockets showing the arrangement of the four quadrants (UL, UR, LL, LR) and the direction of feed.

A (mm)	T (mm)	T1 (mm)	H (mm)	ØC (mm)	d (mm)	A0 (mm)	B0 (mm)	K0 (mm)
180 +1/-4	1.4 ±0.4	9.5 +1/-1.1	54 ±2	13.00 +2.2/-0.2	2.5 +0.7/-0.6	3.18 +0.2/-0.92	3.23 +0.17/-0.1	1.4 +0.1/-0.2
W (mm)	F (mm)	E1 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	ØD0 (mm)	ØD1 (mm)	Pin 1 Quadrant
8.0 ±0.1	3.5 ±0.1	1.75 ±0.1	4.0 ±0.1	4.0 ±0.1	2.0 ±0.1	1.5 +0.15/-0.1	1.1 ±0.1	LL

1. This drawing is subjected to change without notice.
2. All dimensions are nominal and in mm.
3. This drawing is not in scale and for reference only. Customer can contact Chipown sales representative for further details.
4. The number of flange openings depends on the reel size and assembly site. This drawing shows an example only.

Important Notice

Chipown Microelectronics Co. Ltd. reserves the right to make changes without further notice to any products or specifications herein. Chipown Microelectronics Co. Ltd. does not assume any responsibility for use of any its products for any particular purpose, nor does Chipown Microelectronics Co. Ltd assume any liability arising out of the application or use of any its products or circuits. Chipown Microelectronics Co. Ltd does not convey any license under its patent rights or other rights nor the rights of others.