

### **Features**

- Dual USB port power switches
- Over-current and thermal protection
- 1.5A accurate current limiting
- Rev erse Current Blocking
- 11 5mΩ on-resistance
- Input voltage range: 2.7V 5.5V
- 0.6ms typical rise time
- Very low shutdown current: 1uA (max)
- Fault report (FLG) with blanking time (7ms typ)
- ESD protection: 4.5KV HBM, 350V MM
- Active high (AP2172) or active low (AP2162) enable
- Ambient temperature range -40°C to 85°C
- SOP-8L and MSOP-8L-EP (Exposed Pad): Available in "Green" Molding Compound (No Br, Sb)
- Lead Free Finish / RoHS Compliant (Note 1)
- UL Recognized, File Number E322375
- IEC60950-1 CB Scheme Certified

## Description


The AP2162 and AP2172 are integrated high-side power switches optimized for U niversal S erial Bus (U SB) and other hot-swap applications. The family of devices complies with USB 2.0 and available with both polarities of Enable input. They offer current and thermal I imiting and short circuit protection as well as controlled rise time and under-voltage lockout functionality. A 7ms deglitch capability on the open-drain Flag output prevents false over-current reporting and does not require any external components.

All devices are available in SOP-8L and MSOP-8L-EP packages.

## **Applications**

- Consumer electronics LCD TV & Monitor, Game Machines
- Communications Set-Top-Box, GPS, Smartphone
- Computing Laptop, Desktop, Servers, Printers, Docking Station, HUB

## Ordering Information



|   | Device       | Package | Packaging  | 13" Tar          | e and Reel         |
|---|--------------|---------|------------|------------------|--------------------|
|   | Device       | Code    | (Note 2)   | Quantity         | Part Number Suffix |
| Ļ | AP21X2SG-13  | S       | SOP-8L     | 2500/Tape & Reel | -13                |
| , | AP21X2MPG-13 | MP      | MSOP-8L-EP | 2500/Tape & Reel | -13                |



Notes:


EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied. Please visit our website at http://www.diodes.com/products/lead\_free.html

http://www.diodes.com/products/lead\_free.html.

2. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at http://www.diodes.com/datasheets/ap02001.pdf.



## **Pin Assignment**




## Pin Descriptions

| Pin Name | Pin<br>Number | Descriptions  |
|----------|---------------|---|
| GND      | 1             | Ground  |
| IN       | 2 V           | oltage input pin  |
| EN1      | 3             | Switch 1 enable input, active low (AP2162) or active high (AP2172)                                    |
| EN2      | 4             | Switch 2 enable input, active low (AP2162) or active high (AP2172)                                    |
| FLG2 5   |               | Switch 2 over-current and over-temperature fault report; open-drain flag is active low when triggered |
| OUT2     | 6             | Switch 2 voltage output pin   |
| OUT1     | 7             | Switch 1 voltage output pin   |
| FLG1 8   |               | Switch 1 over-current and over-temperature fault report; open-drain flag is active low when triggered |




## **Functional Block Diagram**



## **Typical Application Circuit**

### AP2172 Enable Active High



### **Available Options**

| Part Number | Channel | Enable Pin (EN) | Current Limit<br>(Typical) | Recommended Maximum Continuous Load Current |
|-------------|---------|-----------------|----------------------------|---|
| AP2162      | 2       | Active Low      | 1.5A                       | 1.0A  |
| AP2172      | 2       | Active High     | 1.5A                       | 1.0A  |



## **Absolute Maximum Ratings**

| Symbol                               | Parameter                          | Ratings               | Units |
|--------------------------------------|------------------------------------|-----------------------|-------|
| ESD HBM                              | Human Body Model ESD Protection    | 3                     | KV    |
| ESD MM                               | Machine Model ESD Protection       | 300                   | V     |
| V <sub>IN</sub> I                    | nput Voltage                       | 6.5                   | V     |
| V <sub>OUT</sub> Outp                | ut Voltage                         | V <sub>IN</sub> + 0.3 | V     |
| V <sub>EN</sub> , V <sub>FLG</sub> E | nable Voltage                      | 6.5                   | V     |
| I <sub>load</sub>                    | Maximum Continuous Load Current    | Internal Limited      | Α     |
| T <sub>Jmax</sub> Ma                 | ximum Junction Temperature         | 150                   | °C    |
| T <sub>ST</sub>                      | Storage Temperature Range (Note 3) | -65 to 150            | °C    |

Notes: 3. UL Recognized Rating from -30°C to 70°C (Diodes qualified T<sub>ST</sub> from -65°C to 150°C)

## **Recommended Operating Conditions**

| Symbol           | Parameter                     | Min | Max | Units |
|------------------|-------------------------------|-----|-----|-------|
| $V_{IN}$         | Input voltage                 | 2.7 | 5.5 | V     |
| I <sub>OUT</sub> | Output Current                | 0   | 1.0 | Α     |
| T <sub>A</sub>   | Operating Ambient Temperature | -40 | 85  | °C    |



## **Electrical Characteristics**

 $(T_A = 25^{\circ}C, V_{IN} = +5.0V, unless otherwise stated)$ 

| Symbol                      | Parameter                          | Test Conditions  | Min   | Тур. | Max | Unit |
|-----------------------------|------------------------------------|--|-------|------|-----|------|
| V <sub>UVLO</sub>           | Input UVLO                         | $R_{load}=1k\Omega$  | 1.6   | 1.9  | 2.5 | V    |
| I <sub>SHDN</sub>           | Input Shutdown Current             | Disabled, I <sub>OUT</sub> = 0   |       | 0.5  | 1   | μΑ   |
| ΙQ                          | Input Quiescent Current, Dual      | Enabled, I <sub>OUT</sub> = 0  |       | 100  | 160 | μΑ   |
| I <sub>LEAK</sub>           | Input Leakage Current              | Disabled, OUT grounded   |       |      | 1   | μΑ   |
| I <sub>REV</sub>            | Reverse Leakage Current            | Disabled, $V_{IN} = 0V$ , $V_{OUT} = 5V$ , $I_{REV}$ at $V_{IN}$                                 |       | 1    |     | μΑ   |
|                             |                                    | $V_{IN} = 5V$ , $I_{OUT} = 0.5A$ , MSOP-8L-EP  |       | 115  | 150 | mΩ   |
| $R_{DS(ON)}$                | Switch on-resistance               | -40°C≤ T <sub>A</sub> ≤85°C SOP-8L   |       | 120  | 160 | mΩ   |
|                             |                                    | $V_{IN} = 3.3V, I_{OUT} = 0.5A, -40^{\circ}C \le T_{A} \le 85^{\circ}C$                          |       | 140  | 180 | mΩ   |
| I <sub>SHORT</sub> S        | hor t-circuit current limit        | Enabled into short circuit, C <sub>L</sub> =68μF   | 1.    | 4    |     | Α    |
| I <sub>LIMIT</sub>          | Over-Load Current Limit            | $V_{IN} = 5V$ , $V_{OUT} = 4.6V$ , $C_L = 68\mu$ F, $-40^{\circ}$ C $\leq T_A \leq 85^{\circ}$ C | 1.1 1 | .5   | 1.9 | Α    |
| $I_{Trig}$                  | Current limiting trigger threshold | $V_{IN} = V_{EN}$ , Output Current Slew rate (<100A/s), $C_L$ =68 $\mu$ F                        | 2.    | 4    |     | Α    |
| V <sub>IL</sub>             | EN Input Logic Low Voltage         | $V_{IN} = 2.7V \text{ to } 5.5V$   |       |      | 0.8 | V    |
| $V_{IH}$                    | EN Input Logic High Voltage        | $V_{IN} = 2.7V \text{ to } 5.5V$   | 2     |      |     | V    |
| I <sub>SINK</sub>           | EN Input leakage                   | $V_{EN} = 5V$  |       |      | 1   | μΑ   |
| $T_{D(ON)}$                 | Output turn-on delay time          | $C_L=1\mu F$ , $R_{load}=10\Omega$   |       | 0.05 |     | ms   |
| $T_R$                       | Output turn-on rise time           | $C_L=1\mu F$ , $R_{load}=10\Omega$   |       | 0.6  | 1.5 | ms   |
| $T_{D(OFF)}$                | Output turn-off delay time         | $C_L=1\mu F$ , $R_{load}=10\Omega$   |       | 0.01 |     | ms   |
| $T_F$                       | Output turn-off fall time          | $C_L=1\mu F$ , $R_{load}=10\Omega$   |       | 0.05 | 0.1 | ms   |
| $R_{FLG}$                   | FLG output FET on-resistance       | I <sub>FLG</sub> =10mA   |       | 30   | 50  | Ω    |
| T <sub>Blank</sub>          | FLG blanking time                  | C <sub>IN</sub> =10μF, C <sub>L</sub> =68μF  | 4     | 7    | 15  | ms   |
| T <sub>SHDN</sub>           | Thermal shutdown threshold         | Enabled, R <sub>load</sub> =1kΩ  |       | 140  |     | °C   |
| T <sub>HYS</sub>            | Thermal shutdown hysteresis        |  |       | 25   |     | °C   |
| $oldsymbol{	heta}_{\sf JA}$ | Thermal Resistance                 | SOP-8L (Note 4)  |       | 110  |     | °C/W |
| <b>O</b> JA                 | Junction-to-Ambient                | MSOP-8L-EP (Note 5)  |       | 60   |     | °C/W |

Notes:

<sup>4.</sup> Test condition for SOP-8L: Device mounted on FR-4 2-layer board, 2oz copper, with minimum recommended pad layout.
5. Test condition for MSOP-8L-EP: Device mounted on FR-4 2-layer board, 2oz copper, with minimum recommended pad on top layer and 3 via s to bottom layer ground plane.



## **Typical Performance Characteristics**







Figure 1. Voltage Waveforms: AP2162 (left), AP2172 (right)


### All Enable Plots are for AP2172 Active High



































## Typical Performance Characteristics (Continued)




# Channel 1 Enabled and Shorted with Channel 2 Disabled


### Channel 1 Disabled and Channel 2 Enabled





































## AP2162/AP2172



# 1A DUAL CHANNEL CURRENT-LIMITED POWER SWITCH

### **Application Note**

#### **Power Supply Considerations**

A 0.01- $\mu$ F to 0.1- $\mu$ F X7R or X5R ceramic bypass capacitor between IN a nd GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the in put and output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, byp assing the output with a 0.01- $\mu$ F to 0.1- $\mu$ F ce ramic capacitor improves the immunity of the device to short-circuit transients.

#### **Over-current and Short Circuit Protection**

An internal sensing FET is employed to check for over-current conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device main tains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault stays long enough to activate thermal limiting.

Three p ossible ov erload c onditions can o ccur. In the first c ondition, t he output h as b een s horted to GND before the device is enabled or before V IN has been a pplied. The AP 2162/AP2172 senses the short circuit and immediately clamps output current to a certain safe level namely ILIMIT.

In the second condition, an output short or an overload occurs while the device is enabled. At the instance the overload occurs, higher current may flow for a very short period of time before the current limit function can react. After the current limit function has tripped (reached the over-current trip threshold), the device switches into current limiting mode and the current is clamped at  $I_{\text{LIMIT}}$ .

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold ( $I_{TRIG}$ ) is reached or until the thermal limit of the device is exceeded. The AP2162/AP2172 is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its current limiting mode and is set at  $I_{LIMIT}$ .

### **FLG Response**

When an over-current or over-temperature shutdown condition is encountered, the FLG open-drain output goes active low after a nominal 7-ms deglitch timeout. The FLG output remains low until both over-current and over-temperature conditions are removed. Connecting a heavy capacitive load to the output of the device can cause a momentary over-current condition, which does not trigger the FLG due to the 7-ms deglitch timeout. The AP2162/AP2172 is designed to eliminate false over-current reporting without the need of external components to remove unwanted pulses.

#### **Power Dissipation and Junction Temperature**

The low on-resistance of the internal MO SFET allows the small surface-mount plackages to plass large current. Using the maximum operating ambient temperature (TA) and RDS(ON), the power dissipation can be calculated by:

 $PD = RDS(ON) \times I^2$ 

Finally, calculate the junction temperature:

Tj = Pd x Rθja + Ta

Where:

TA= Ambient temperature °C  $R_{\theta JA}$  = Thermal resistance  $P_D$  = Total power dissipation



### Application Note (Continued)

### **Thermal Protection**

Thermal protection prevents the IC from damage when heavy-overload or short-circuit faults are present for extended periods of time. The AP 2162/AP2172 implements a thermal sensing to monit or the operating junction temperature of the power distribution switch. Once the die temperature rises to approximately 140°C due to excessive power dissipation in an over-current or short-circuit condition the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit allowing the device to cool down approximately 25°C before the switch turns back on. The switch continues to cycle in this manner until the load fault or in put power is removed. The FLG open-drain output is asserted when an over-temperature shutdown or over-current occurs with 7-ms deglitch.

### **Under-voltage Lockout (UVLO)**

Under-voltage lockout function (UVLO) keeps the internal power switch from being turned on until the power supply has reached at least 1.9V, even if the switch is enabled. Whenever the input voltage falls be low approximately 1.9V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed.

#### Host/Self-Powered HUBs

Hosts and self-powered hubs (SPH) have a local power supply that powers the embedded functions and the downstream ports (see Figure 2). This power supply must provide from 5.25V to 4.75V to the board side of the downstream connection under b oth full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report over-current conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.




Figure 2. Typical Two-Port USB Host / Self-Powered Hub

### **Generic Hot-Plug Applications**


In many a pplications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the AP2162/AP2172, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the AP2162/AP2172 also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion.

By placing the AP2162/AP2172 between the Vcc input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge current and provides a hot-plugging mechanism for any device.




## **Marking Information**

### (1) S OP-8L




### (2) MSOP-8 L-EP






## Package Information (All Dimensions in mm)

### (1) P ackage type: SOP-8L



### (2) P ackage type: MSOP-8L-EP



## AP2162/AP2172



# 1A DUAL CHANNEL CURRENT-LIMITED POWER SWITCH

#### IMPORTANT NOTICE

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to any product herein. Diodes Incorporated does not assume any liability arising out of the application or use of any product described herein; neither does it convey any license under its patent rights, nor the rights of others. The user of products in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented onour website, harmless against all damages.

#### LIFE SUPPORT

Diodes Incorporated products are notauthorized for use ascritical components in life support devices or systems without the expressed written approval of the President of Diodes Incorporated.