

Description

The AP28N50F/P is silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency.

General Features


 $V_{DS} = 500V I_{D} = 28A$

 $R_{DS(ON)} < 260 \text{m}\Omega$ @ $V_{GS}=10V$ (Type: 195m Ω)



Uninterruptible Power Supply(UPS)

Power Factor Correction (PFC)



Package Marking and Ordering Information

| Product ID | Pack | Marking | Qty(PCS) |
|------------|------------|-------------------|----------|
| AP28N50F | TO-220F-3L | AP28N50F XXX YYYY | 1000 |
| AP28N50P | TO-220-3L | AP28N50P XXX YYYY | 1000 |

Absolute Maximum Ratings (T_c=25 ℃ unless otherwise noted)

| Symbol | Parameter | Value | Units |
|-----------------------|---|-------------|-------|
| VDSS | Drain-Source Voltage | 500 | V |
| ID | Drain Current - Continuous | 28 | Α |
| IDM | Drain Current - Pulsed | 80* | Α |
| VGSS | Gate-Source Voltage | ± 30 | V |
| EAS | Single Pulsed Avalanche Energy (Note 2) | 957 | mJ |
| IAR | Avalanche Current (Note 1) | 20 | Α |
| EAR | Repetitive Avalanche Energy (Note 1) | 101 | mJ |
| dv/dt | Peak Diode Recovery dv/dt (Note 3) | 5 | V/ns |
| P _D | Power Dissipation (TC = 25°C) | 37.0 | W/°C |
| Tj , [⊤] stg | Operating and Storage Temperature Range | -55 to +150 | °C |
| RθJC | Thermal Resistance, Junction-to-Case | 3.69 | °C/W |
| RθJA | Thermal Resistance, Junction-to-Ambient | 44.2 | °C/W |





Electrical Characteristics (T_J=25°C, unless otherwise noted)


| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|--------------------------------------|---|--|-----|------|------|-------|
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$ | 500 | | | V |
| ΔBV _{DSS} / ΔT _J | Breakdown Voltage Temperature Coefficient | I _D = 250 μA, | | 0.51 | | V/°C |
| | | $V_{DS} = 500 \text{ V}, V_{GS} = 0 \text{ V}$ | | | 1 | μA |
| IDSS | Zero Gate Voltage Drain Current | V _{DS} = 400 V, TC = 125° C | | | 10 | μA |
| IGSSF | Gate-Body Leakage Current, Forward | $V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$ | | | 100 | nA |
| IGSSR | Gate-Body Leakage Current, Reverse | $V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$ | | | -100 | nA |
| VGS(TH) | Gate Threshold Voltage | V_{DS} = V_{GS} , I_D =250 uA | 3.0 | | 5.0 | V |
| RDS(On) | Drain-Source On-state Resistance | V _{GS} =10 V, I _D =10 A, T _J = 25°C | | 195 | 260 | mΩ |
| gFS | Forward Transconductance | $V_{DS} = 40 \text{ V}, I_{D} = 10 \text{ A} \text{ (Note 4)}$ | | 19 | | S |
| Ciss | Input Capacitance | | | 2340 | | pF |
| C_{oss} | Output Capacitance | $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0$ MHz | | 339 | | pF |
| Crss | Reverse Transfer Capacitance | | | 7.7 | | pF |
| td(on) | Turn On Delay Time | | | 36 | | ns |
| t _r | Rising Time | $V_{DD} = 250 \text{ V, ID} = 20 \text{ A,}$ | | 50 | | ns |
| td(off) | Turn Off Delay Time | $R_G = 25 \Omega$ (Note 4, 5) | | 95 | | ns |
| t _f | Fall Time | , , | | 44 | | ns |
| Qg | Total Gate Charge | V _{DS} = 250 V, ID = 20 A, | | 40 | | nC |
| Q_{gs} | Gate-Source Charge | $V_{GS} = 250 \text{ V}, 1D = 20 \text{ A},$ $V_{GS} = 10 \text{ V}$ | | 13 | | nC |
| Q_gd | Gate-Drain Charge | (Note 4, 5) | | 12 | | nC |
| ISM | Maximum Pulsed Drain-Source Diode Forward Current | | | | 80 | Α |
| V _{SD} | Diode Forward Voltage | V _{GS} = 0 V, I _S = 20 A | | | 1.4 | V |
| trr | Reverse Recovery Time | V _{GS} = 0 V, I _S = 20 A, dI _F / dt = | | 345 | | ns |
| Qrr | Reverse Recovery Charge | 100 A/µs Note 4) | | 4.6 | | μC |

Note:

- 1. The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper.
- 2、The EAS data shows Max. rating . L=4.1Mh IAS=18A, VDD=50V, RG=25 Ω , Starting TJ = 25 $^{\circ}$ C
- 3、The test condition is Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%
- 4、The power dissipation is limited by 150 ℃ junction temperature
- 5、The data is theoretically the same as ID and IDM, in real applications, should be limited by total power dissipation.



Typical Characteristics






Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics

Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 6. Gate Charge Characteristics








Figure 7. Breakdown Voltage Variation vs Temperature

Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve






| Dim. | Min. | Max. | |
|------------------------------|------|------|--|
| Α | 10.0 | 10.4 | |
| В | 2.5 | 3.0 | |
| С | 3.5 | 4.0 | |
| D | 28.0 | 30.0 | |
| E | 1.1 | 1.5 | |
| F | 6.2 | 6.6 | |
| G | 2.9 | 3.3 | |
| Н | 15.0 | 16.0 | |
| I | 0.35 | 0.45 | |
| J | 4.3 | 4.7 | |
| K | 1.2 | 1.4 | |
| All Dimensions in millimeter | | | |



| Dim. | Min. | Max. | |
|------------------------------|----------|-------|--|
| Α | 9.9 | 10.3 | |
| В | 2.9 | 3.5 | |
| С | 1.15 | 1.45 | |
| D | 12.75 | 13.25 | |
| Е | 0.55 | 0.75 | |
| F | 3.1 | 3.5 | |
| G | 1.25 | 1.45 | |
| Н | Typ 2.54 | | |
| I | Typ 5.08 | | |
| J | 4.55 | 4.75 | |
| K | 2.4 | 2. 7 | |
| L | 6.35 | 6.75 | |
| М | 15.0 | 16.0 | |
| N | 2.75 | 3.15 | |
| 0 | 0.45 | 0.60 | |
| All Dimensions in millimeter | | | |



| Dim. | Min. Max. | | |
|------------------|----------------------------|-----------------------------------|--|
| Α | 10.0 | 10. 5 | |
| В | 7.25 | 7.75 | |
| С | 1.3 | 1.5 | |
| D | 0.55 | 0.75 | |
| Е | 5.0 | 6.0 | |
| F | 1.4 | 1.6 | |
| G | 0.75 | 0.95 | |
| Н | 1.15 | 1.35 | |
| I | Typ 2.54 | | |
| | | | |
| J | 8.4 | 8.6 | |
| J K | 8.4 4.4 | 8.6 4.6 | |
| | | | |
| K | 4.4 | 4.6 | |
| K L | 4.4 1.25 | 4.6 1.45 | |
| K L M | 4.4 1.25 0.02 | 4.6 1.45 0.1 | |
| K L M N | 4.4 1.25 0.02 2.4 | 4.6 1.45 0.1 2.8 0.45 | |



Attention

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.





AP28N50F/P

500V N-Channel Enhancement Mode MOSFET

| Edition | Date | Change |
|---------|-----------|-----------------|
| Rve1.0 | 2020/1/31 | Initial release |

Copyright Attribution"APM-Microelectronice"