AP3800YT

Halogen-Free Product

Advanced Power Electronics Corp.

DUAL N-CHANNEL ENHANCEMENT MODE POWER MOSFET

- **Simple Drive Requirement**
- **Easy for Synchronous Buck Converter Application**
- **RoHS Compliant & Halogen-Free**



CH-1	BV_{DSS}	30V
	$R_{DS(ON)}$	10.8mΩ
	I_D[3]	10.3A
CH-2	BV_{DSS}	30V
	$R_{DS(ON)}$	8.5mΩ
	I_D[3]	12.7A

Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The control MOSFET (CH-1) and synchronous MOSFET (CH-2) co-package for synchronous buck converters.





PMPAK® 3 x 3

Absolute Maximum Ratings@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Rating		Units
		CH-1	CH-2	
V_{DS}	Drain-Source Voltage	30	30	V
V_{GS}	Gate-Source Voltage	±20	±20	V
I_D@T_C=25℃	Drain Current (Chip Limited)	37	44	A
I_D@T_A=25℃	Drain Current[3] , V_{GS} @ 10V	10.3	12.7	A
I_D@T_A=70℃	Drain Current[3] , V_{GS} @ 10V	8.3	10.2	A
I_{DM}	Pulsed Drain Current[1]	40	40	A
P_D@T_A=25℃	Total Power Dissipation[3]	1.9	2.2	W
T_{STG}	Storage Temperature Range	-55 to 150		℃
T_J	Operating Junction Temperature Range	-55 to 150		℃

Thermal Data

Symbol	Parameter	Rating		Units
		CH-1	CH-2	
Rthj-c	Maximum Thermal Resistance, Junction-case	5	4.5	℃/W
Rthj-a	Maximum Thermal Resistance, Junction-ambient[3]	65	55	℃/W
Rthj-a	Maximum Thermal Resistance, Junction-ambient[4]	180	145	℃/W

CH-1 Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS}=0V, I_D=250uA	30	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance[2]	V_{GS}=10V, I_D=10A	-	9	10.8	mΩ
		V_{GS}=4.5V, I_D=5A	-	13	16	mΩ
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=V_{GS}, I_D=250uA	1	1.7	3	V
g_{fs}	Forward Transconductance	V_{DS}=5V, I_D=10A	-	35	-	S
I_{DSS}	Drain-Source Leakage Current	V_{DS}=24V, V_{GS}=0V	-	-	10	uA
I_{GSS}	Gate-Source Leakage	V_{GS}=±20V, V_{DS}=0V	-	-	±100	nA
Q_g	Total Gate Charge	I_D=5A	-	7.5	12	nC
Q_{gs}	Gate-Source Charge	V_{DS}=24V	-	2.5	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	V_{GS}=4.5V	-	3	-	nC
$t_{d(on)}$	Turn-on Delay Time	V_{DS}=15V	-	6	-	ns
t_r	Rise Time	I_D=1A	-	6	-	ns
$t_{d(off)}$	Turn-off Delay Time	R_G=3.3Ω	-	17	-	ns
t_f	Fall Time	V_{GS}=10V	-	5	-	ns
C_{iss}	Input Capacitance	V_{GS}=0V	-	740	1184	pF
C_{oss}	Output Capacitance	V_{DS}=25V	-	105	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	70	-	pF
R_g	Gate Resistance	f=1.0MHz	-	1.8	3.6	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage[2]	I_S=10A, V_{GS}=0V	-	-	1.2	V
t_{rr}	Reverse Recovery Time	I_S=10A, V_{GS}=0V,	-	12	-	ns
Q_{rr}	Reverse Recovery Charge	dI/dt=100A/μs	-	5	-	nC

CH-2 Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS}=0V, I_D=250uA	30	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance[2]	V_{GS}=10V, I_D=12A	-	6.5	8.5	mΩ
		V_{GS}=4.5V, I_D=6A	-	8.9	12.9	mΩ
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=V_{GS}, I_D=250uA	1.25	1.4	3	V
g_{fs}	Forward Transconductance	V_{DS}=5V, I_D=12A	-	40	-	S
I_{DSS}	Drain-Source Leakage Current	V_{DS}=24V, V_{GS}=0V	-	-	10	uA
I_{GSS}	Gate-Source Leakage	V_{GS}=±20V, V_{DS}=0V	-	-	±100	nA
Q_g	Total Gate Charge	I_D=6A	-	9.5	15.2	nC
Q_{gs}	Gate-Source Charge	V_{DS}=24V	-	2	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	V_{GS}=4.5V	-	4.5	-	nC
$t_{d(on)}$	Turn-on Delay Time	V_{DS}=15V	-	8	-	ns
t_r	Rise Time	I_D=1A	-	7	-	ns
$t_{d(off)}$	Turn-off Delay Time	R_G=3.3Ω	-	22	-	ns
t_f	Fall Time	V_{GS}=10V	-	13	-	ns
C_{iss}	Input Capacitance	V_{GS}=0V	-	910	1456	pF
C_{oss}	Output Capacitance	V_{DS}=25V	-	130	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	90	-	pF
R_g	Gate Resistance	f=1.0MHz	-	1.5	3	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage[2]	I_S=12A, V_{GS}=0V	-	-	1.2	V
t_{rr}	Reverse Recovery Time	I_S=12A, V_{GS}=0V,	-	12	-	ns
Q_{rr}	Reverse Recovery Charge	dI/dt=100A/μs	-	4	-	nC

Notes:

1.Pulse width limited by Max. junction temperature.

2.Pulse test

3.Surface mounted on 1 in^2 copper pad of FR4 board, t ≤10sec.

4.Surface mounted on min. copper pad of FR4 board, on steady-state



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. On-Resistance v.s. Gate Voltage



Fig 4. Normalized On-Resistance v.s. Junction Temperature



Fig 5. Forward Characteristic of Reverse Diode



Fig 6. Gate Threshold Voltage v.s. Junction Temperature

Channel-1



Fig 7. Gate Charge Characteristics



Fig 8. Typical Capacitance Characteristics



Fig 9. Maximum Safe Operating Area



Fig 10. Effective Transient Thermal Impedance



Fig 11. Transfer Characteristics



Fig 12. Drain Current v.s. Ambient Temperature



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. On-Resistance v.s. Gate Voltage



Fig 4. Normalized On-Resistance v.s. Junction Temperature



Fig 5. Forward Characteristic of Reverse Diode



Fig 6. Gate Threshold Voltage v.s. Junction Temperature

Channel-2



Fig 7. Gate Charge Characteristics



Fig 8. Typical Capacitance Characteristics



Fig 9. Maximum Safe Operating Area



Fig 10. Effective Transient Thermal Impedance



Fig 11. Transfer Characteristics



Fig 12. Drain Current v.s. Ambient Temperature

MARKING INFORMATION



Part Number

Date Code (YWWSSS)

Y：Last Digit Of The Year

WW：Week

SSS：Sequence