




- ▼ Simple Drive Requirement
- ▼ Low On-resistance
- ▼ Fast Switching Characteristic
- ▼ RoHS Compliant & Halogen-Free




## Description

AP4532 series are from Advanced Power innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The SO-8 package is widely preferred for all commercial-industrial surface mount applications using infrared reflow technique and suited for voltage conversion or switch applications.

N-CH	$BV_{DSS}$	30V
	$R_{DS(ON)}$	50mΩ
	$I_D$	5A
P-CH	$BV_{DSS}$	-30V
	$R_{DS(ON)}$	70mΩ
	$I_D$	-4A



## Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
$V_{DS}$	Drain-Source Voltage	30	-30	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	$\pm 20$	V
$I_D @ T_A = 25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	5	-4	A
$I_D @ T_A = 70^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	4	-3.2	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	20	-20	A
$P_D @ T_A = 25^\circ\text{C}$	Total Power Dissipation	2		W
	Linear Derating Factor	0.016		W/°C
$T_{STG}$	Storage Temperature Range	-55 to 150		°C
$T_J$	Operating Junction Temperature Range	-55 to 150		°C

## Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-amb}$	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	62.5	°C/W


**N-CH Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$ , $I_D=250\mu\text{A}$	30	-	-	V
$\Delta BV_{DSS}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}$ , $I_D=1\text{mA}$	-	0.037	-	$\text{V}/^\circ\text{C}$
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10\text{V}$ , $I_D=5\text{A}$	-	-	50	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$ , $I_D=4.2\text{A}$	-	-	70	$\text{m}\Omega$
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$	1	-	3	V
$g_f$	Forward Transconductance	$V_{DS}=10\text{V}$ , $I_D=5\text{A}$	-	8	-	S
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=30\text{V}$ , $V_{GS}=0\text{V}$	-	-	1	$\mu\text{A}$
	Drain-Source Leakage Current ( $T_j=70^\circ\text{C}$ )	$V_{DS}=24\text{V}$ , $V_{GS}=0\text{V}$	-	-	25	$\mu\text{A}$
$I_{GSS}$	Gate-Source Leakage	$V_{GS}=\pm 20\text{V}$ , $V_{DS}=0\text{V}$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge	$I_D=5\text{A}$	-	10.2	-	nC
$Q_{gs}$	Gate-Source Charge		-	1.2	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge		-	3.4	-	nC
$t_{d(on)}$	Turn-on Delay Time	$V_{DS}=10\text{V}$	-	6	-	ns
$t_r$	Rise Time	$I_D=1\text{A}$	-	9	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=6\Omega$ , $V_{GS}=10\text{V}$	-	15	-	ns
$t_f$	Fall Time		-	5.5	-	ns
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}$	-	240	-	pF
$C_{oss}$	Output Capacitance	$V_{DS}=25\text{V}$	-	145	-	pF
$C_{rss}$	Reverse Transfer Capacitance	f=1.0MHz	-	55	-	pF

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$I_S$	Continuous Source Current ( Body Diode )	$V_D=V_G=0\text{V}$ , $V_S=1.2\text{V}$	-	-	1.7	A
$V_{SD}$	Forward On Voltage <sup>2</sup>	$T_j=25^\circ\text{C}$ , $I_S=1.7\text{A}$ , $V_{GS}=0\text{V}$	-	-	1.2	V

**P-CH Electrical Characteristics@  $T_j=25^\circ\text{C}$ (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	-30	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}$ , $I_{\text{D}}=-1\text{mA}$	-	-0.028	-	$\text{V}/^\circ\text{C}$
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	-	70	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-3\text{A}$	-	-	90	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1	-	-3	V
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	5	-	S
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=-30\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-1	$\text{uA}$
	Drain-Source Leakage Current ( $T_j=70^\circ\text{C}$ )	$V_{\text{DS}}=-24\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-25	$\text{uA}$
$I_{\text{GSS}}$	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge	$I_{\text{D}}=-4\text{A}$	-	18.3	-	nC
$Q_{\text{gs}}$	Gate-Source Charge	$V_{\text{DS}}=-10\text{V}$	-	3.6	-	nC
$Q_{\text{gd}}$	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=-10\text{V}$	-	1.5	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DS}}=-10\text{V}$	-	8	-	ns
$t_r$	Rise Time	$I_{\text{D}}=-1\text{A}$	-	9	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_G=6\Omega, V_{\text{GS}}=-10\text{V}$	-	21	-	ns
$t_f$	Fall Time	$R_D=10\Omega$	-	10	-	ns
$C_{\text{iss}}$	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	760	-	pF
$C_{\text{oss}}$	Output Capacitance	$V_{\text{DS}}=-25\text{V}$	-	345	-	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance	f=1.0MHz	-	90	-	pF

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$I_s$	Continuous Source Current ( Body Diode )	$V_D=V_G=0\text{V}, V_S=-1.2\text{V}$	-	-	-1.7	A
$V_{\text{SD}}$	Forward On Voltage <sup>2</sup>	$T_j=25^\circ\text{C}, I_s=-1.7\text{A}, V_{\text{GS}}=0\text{V}$	-	-	-1.2	V

**Notes:**

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse width  $\leq 300\text{us}$  , duty cycle  $\leq 2\%$ .
- 3.Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board, t  $\leq 10\text{sec}$  ; 135 °C/W when mounted on Min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.





APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.

# AP4532GM-HF




## N-Channel




**Fig 3. On-Resistance v.s. Gate Voltage**


**Fig 4. Normalized On-Resistance v.s. Junction Temperature**

**N-Channel**


**Fig 5. Maximum Drain Current v.s.  
Case Temperature**



**Fig 6. Typical Power Dissipation**



**Fig 7. Maximum Safe Operating Area**




**Fig 8. Effective Transient Thermal Impedance**


# AP4532GM-HF




## N-Channel




**Fig 9. Gate Charge Characteristics**



**Fig 10. Typical Capacitance Characteristics**



**Fig 11. Forward Characteristic of Reverse Diode**



**Fig 12. Gate Threshold Voltage v.s. Junction Temperature**



### N-Channel





Fig 13. Switching Time Circuit

Fig 14. Switching Time Waveform






Fig 15. Gate Charge Circuit


Fig 16. Gate Charge Waveform




## P-Channel




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**




**Fig 4. Normalized On-Resistance v.s. Junction Temperature**

**P-Channel**


**Fig 5. Maximum Drain Current v.s.  
Case Temperature**



**Fig 6. Typical Power Dissipation**




**Fig 7. Maximum Safe Operating Area**




**Fig 8. Effective Transient Thermal Impedance**




## P-Channel




**Fig 9. Gate Charge Characteristics**



**Fig 10. Typical Capacitance Characteristics**



**Fig 11. Forward Characteristic of Reverse Diode**



**Fig 12. Gate Threshold Voltage v.s. Junction Temperature**



## P-Channel




Fig 13. Switching Time Circuit




Fig 14. Switching Time Waveform




Fig 15. Gate Charge Circuit




Fig 16. Gate Charge Waveform



## AP4532GM-HF

### MARKING INFORMATION

