


AP4569GD**Pb Free Plating Product**
**Advanced Power
Electronics Corp.**

N AND P-CHANNEL ENHANCEMENT

MODE POWER MOSFET


- ▼ Low Gate Charge
- ▼ Fast Switching Speed
- ▼ PDIP-8 Package
- ▼ RoHS Compliant



N-CH	BV_{DSS}	40V
	$R_{DS(ON)}$	52m Ω
	I_D	4.8A
P-CH	BV_{DSS}	-40V
	$R_{DS(ON)}$	90m Ω
	I_D	-3.8A

Description

The Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
V_{DS}	Drain-Source Voltage	40	-40	V
V_{GS}	Gate-Source Voltage	± 20	± 20	V
$I_D@T_A=25^\circ\text{C}$	Continuous Drain Current ³	4.8	-3.8	A
$I_D@T_A=70^\circ\text{C}$	Continuous Drain Current ³	3.9	-3	A
I_{DM}	Pulsed Drain Current ¹	20	-20	A
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation	2		W
	Linear Derating Factor	0.016		W/ $^\circ\text{C}$
T_{STG}	Storage Temperature Range	-55 to 150		$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150		$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-a}	Thermal Resistance Junction-ambient ³	Max. 62.5	$^\circ\text{C}/\text{W}$



AP4569GD

N-CH Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	40	-	-	V
ΔBV _{DSS} /ΔT _j	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D =1mA	-	0.03	-	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =4A	-	-	52	mΩ
		V _{GS} =4.5V, I _D =2A	-	-	75	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1	-	3	V
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =4A	-	6	-	S
I _{DSS}	Drain-Source Leakage Current (T _j =25°C)	V _{DS} =40V, V _{GS} =0V	-	-	1	uA
	Drain-Source Leakage Current (T _j =70°C)	V _{DS} =32V, V _{GS} =0V	-	-	25	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V	-	-	±100	nA
Q _g	Total Gate Charge ²	I _D =4A	-	6	10	nC
Q _{gs}	Gate-Source Charge	V _{DS} =30V	-	2	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =4.5V	-	3	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =20V	-	7	-	ns
t _r	Rise Time	I _D =1A	-	5	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω, V _{GS} =10V	-	16	-	ns
t _f	Fall Time	R _D =20Ω	-	3	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	490	780	pF
C _{oss}	Output Capacitance	V _{DS} =25V	-	70	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	50	-	pF
R _g	Gate Resistance	f=1.0MHz	-	1.3	2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =1.5A, V _{GS} =0V	-	-	1.3	V
t _{rr}	Reverse Recovery Time	I _S =4A, V _{GS} =0V	-	20	-	ns
Q _{rr}	Reverse Recovery Charge	dI/dt=100A/μs	-	14	-	nC



AP4569GD

P-CH Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-40	-	-	V
ΔBV _{DSS} /ΔT _j	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D =-1mA	-	-0.03	-	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =-10V, I _D =-3A	-	-	90	mΩ
		V _{GS} =-4.5V, I _D =-2A	-	-	130	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250uA	-1	-	-3	V
g _{fs}	Forward Transconductance	V _{DS} =-5V, I _D =-3A	-	4	-	S
I _{DSS}	Drain-Source Leakage Current (T=25°C)	V _{DS} =-40V, V _{GS} =0V	-	-	-1	uA
	Drain-Source Leakage Current (T=70°C)	V _{DS} =-32V, V _{GS} =0V	-	-	-25	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V	-	-	±100	nA
Q _g	Total Gate Charge ²	I _D =-3A	-	7	12	nC
Q _{gs}	Gate-Source Charge	V _{DS} =-30V	-	1.6	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =-4.5V	-	4	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =-20V	-	9	-	ns
t _r	Rise Time	I _D =-1A	-	5	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω, V _{GS} =-10V	-	24	-	ns
t _f	Fall Time	R _D =20Ω	-	5	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	490	780	pF
C _{oss}	Output Capacitance	V _{DS} =-25V	-	80	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	65	-	pF
R _g	Gate Resistance	f=1.0MHz	-	6.5	9.5	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =-1.5A, V _{GS} =0V	-	-	-1.3	V
t _{rr}	Reverse Recovery Time	I _S =-3A, V _{GS} =0V	-	22	-	ns
Q _{rr}	Reverse Recovery Charge	dI/dt=-100A/μs	-	20	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse width ≤300us , duty cycle ≤2%.
- 3.Surface mounted on 1 in² copper pad of FR4 board , t ≤10sec ; 90°C/W when mounted on min. copper pad.



AP4569GD

N-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature



AP4569GD

N-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform



AP4569GD

P-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature



AP4569GD

P-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform