

## 3.8V TO 40V INPUT AUTOMOTIVE GRADE, 2A LOW IQ SYNCHRONOUS BUCK CONVERTER

### Description

The AP64203Q is an adjustable switching frequency, internally compensated, synchronous DC-DC buck converter with a default internal frequency of 500kHz. The device fully integrates a 185mΩ high-side power MOSFET and an 80mΩ low-side power MOSFET to provide highly efficient step-down DC-DC conversion.

The AP64203Q enables continuous load current of up to 2A with as high as 95% efficiency. The device features current mode control operation, enabling easy loop stabilization, and supports a wide range of output capacitive loads.

With its high level of integration and minimal need for external components, the AP64203Q simplifies board layout and reduces space requirements. This makes it ideal for distributed power architectures.

The AP64203Q is available in the standard Green U-QFN4040-16/SWP (Type UXB) package.


### Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results
  - Device Temperature Grade 1: -40°C to +125°C T<sub>A</sub>
  - Device HBM ESD Classification Level H1C
  - Device CDM ESD Classification Level C3B
- V<sub>IN</sub> 3.8V to 40V
- 2A Continuous Output Current
- V<sub>OUT</sub> Adjustable from 0.8V to 36V
- Enhanced Efficiency Mode with Bias
- Adjustable Switching Frequency. 500kHz Default Frequency
- Start-Up with Pre-Biased Output
- External Soft-Start with Tracking – Sequential, Ratiometric, or Absolute. Default Internal Soft-Start of 1.7ms
- Enable Pin with 5% tolerance
- Soft Discharge
- ±5% Power Good Detection with Internal Pull-Up Resistor
- Overcurrent Protection (OCP) with Hiccup
- Thermal Protection
- **Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)**
- **Halogen and Antimony Free. “Green” Device (Note 3)**
- **The AP64203Q is suitable for automotive applications requiring specific change control; this part is AEC-Q100 qualified, PPAP capable, and manufactured in IATF 16949 certified facilities.**

<https://www.diodes.com/quality/product-definitions/>

Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.  
 2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.  
 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.


### Pin Assignments




### Applications

- General-purpose point-of-load DC-DC power conversion
- Automotive infotainment
- Telecommunication systems
- Distributed power systems
- Home audio devices
- Consumer electronics
- Network systems
- FPGA, DSP, and ASIC supplies
- Green electronics


**Typical Applications Circuit**



**Figure 1. Typical Application Circuit**



**Figure 2. PFM Efficiency vs. Output Current,  $f_{sw} = 500\text{kHz}$**



**Figure 3. PWM Efficiency vs. Output Current,  $f_{sw} = 500\text{kHz}$**

## Pin Descriptions

Pin Name	Pin Number	Function
BIAS	1	The internal regulator will draw current from BIAS instead of VIN when BIAS is tied to a voltage higher than 4.4V. For output voltages of 5V to 15V this pin can be tied to V <sub>OUT</sub> . If this pin is tied to a supply other than V <sub>OUT</sub> use a 1μF local bypass capacitor on this pin. If no supply is available, this pin should tie to PGND.
VCC	2	Internal power supply output pin to connect an additional capacitor. Connect a 1μF (typical) capacitor as close as possible to the VCC and PGND. This pin is not active when EN is low.
VIN	3, 4	Power Input. VIN supplies the power to the IC, as well as the step-down converter switches. Drive VIN with a 3.8V to 40V power source. Bypass VIN to GND with a suitably large capacitor to eliminate noise on the input to the IC. See Input Capacitor.
BST	5	High-Side Gate Drive Boost Input. BST supplies the drive for the high-side N-Channel MOSFET with a 0.1μF or greater capacitor from SW to BST to power the high side switch.
SW	6, 7	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load. Note that a capacitor is required from SW to BST to power the high-side switch.
PGND	8, 9	Power Ground. Connect PGND plane and EXPOSED PAD with as many via for thermal and efficiency performance.
EN	10	Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator and low to turn it off. Connect directly to VIN for automatic startup.
FS	11	This pin sets the oscillator switching frequency using a resistor, R <sub>FS</sub> , from FS pin to GND. The frequency of operation can be program from 300kHz to 2.5MHz. Connect FS to VCC or HIGH for a default frequency of 500kHz.
MSYNC	12	Connect MSYNC to VCC or HIGH for forced PWM. Connect MSYNC to GND for PFM operation. Apply an external clock source for synchronization with positive edge trigger and PWM.
PG	13	Open drain power-good output that is pulled to GND when the output voltage is out of its regulation limits or during soft-start interval. There is an internal 5MΩ pull-up resistor.
SS/TR	14	Soft-start pin for the regulator. The SS/TR pin controls the soft-start and sequence of the output. A single capacitor from SS/TR to GND determines the output ramp rate. See the “Output Tracking and Sequencing” section for more application detail about soft-start, output tracking, and sequencing. If SS is tied to VCC, then an internal soft-start of 1.7ms will be used.
FB	15	Feedback Input. FB senses the output voltage and regulates it. Drive FB with a resistive divider connected to it from the output voltage to this pin. The feedback regulation voltage is 0.8V. See “Setting the Output Voltage”.
GND	16	Analog ground that is used for the controller. Single point connection to the EPAD.

**Functional Block Diagram**




Figure 4. Functional Block Diagram

### Absolute Maximum Ratings (@ T<sub>A</sub> = +25°C, unless otherwise specified.) (Note 4)

Symbol	Parameter	Rating	Unit
V <sub>IN</sub>	Supply Voltage	-0.3 to +72	V
V <sub>SW</sub>	Switch Node Voltage	-1.0 to V <sub>IN</sub> +0.3 (DC)	V
V <sub>SW</sub>	Switch Node Voltage	-2.5 to V <sub>IN</sub> +2 (ns)	V
V <sub>EN</sub>	Enable/UVLO Voltage	-0.3V to +72	V
V <sub>BST</sub>	Bootstrap Voltage	V <sub>SW</sub> -0.3 to V <sub>SW</sub> +6.0	V
V <sub>BIAS</sub>	Bias Voltage	-0.3 to +18	V
V <sub>CC</sub>	VCC Voltage	-0.3V to +6.0	V
V <sub>FB</sub>	Feedback Voltage	-0.3V to +6.0	V
V <sub>FS</sub>	Frequency Adjust	-0.3V to +6.0	V
V <sub>PG</sub>	Power Good Voltage	-0.3V to +6.0	V
V <sub>SS/TR</sub>	Soft-start / Tracking	-0.3V to +6.0	V
V <sub>MSYNC</sub>	Synchronization and MODE	-0.3V to +6.0	V
T <sub>ST</sub>	Storage Temperature	-65 to +150	°C
T <sub>J</sub>	Junction Temperature	+150	°C
T <sub>L</sub>	Lead Temperature	+300	°C
<b>ESD Susceptibility (Note 5)</b>			
HBM	Human Body Model	±2500	V
CDM	Charged Device Model	±1500	V

- Notes:
- Stresses greater than the 'Absolute Maximum Ratings' specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.
  - Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

### Thermal Resistance

Symbol	Parameter	JEDEC (Note 6)	EVM (Note 7)	Unit
θ <sub>JA</sub>	Junction to Ambient	46	30	°C/W
θ <sub>JC</sub>	Junction to Case	5	5	°C/W

- Notes:
- Device mounted on FR-4 substrate, 1" sq. PC board, 2oz copper, with minimum recommended pad layout.
  - Device mounted on Diodes evaluation board. See user guide for more detail.

### Recommended Operating Conditions (@ T<sub>A</sub> = +25°C, unless otherwise specified.) (Note 8)

Symbol	Parameter	Min	Max	Unit
V <sub>IN</sub>	Supply Voltage	3.8	40	V
V <sub>BIAS</sub>	Supply Voltage	3.8	15	V
T <sub>A</sub>	Operating Ambient Temperature Range	-40	+125	°C
T <sub>J</sub>	Operating Junction Temperature Range	-40	+150	°C

- Note:
- The device function is not guaranteed outside of the recommended operating conditions.

**Electrical Characteristics**  $T_A = +25^{\circ}\text{C}$ ,  $V_{IN} = 12\text{V}$ , unless otherwise specified. Min/Max limits apply across the recommended junction temperature range,  $-40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
UVLO	VCC Undervoltage Lockout Threshold	—	—	3.5	3.75	V
	Hysteresis	—	—	50	—	mV
$I_{SHDN}$	Shutdown Supply Current	$V_{EN} = 0\text{V}$ , $V_{IN} = 40\text{V}$	—	1.5	6.0	$\mu\text{A}$
$I_Q$	Supply Current (Quiescent)	$V_{EN} = 2.0\text{V}$ , $V_{FB} = 0.85\text{V}$	—	40	70	$\mu\text{A}$
VCC	Internal 5V Supply	$V_{IN} = 6\text{V}$ to $40\text{V}$	4.4	4.8	5.3	V
$I_{VCC}$	VCC Output Current Limit	—	—	40	80	mA
$V_{BIAS}$	Rising Edge Bias Switchover Voltage	—	—	4.5	4.7	V
	Falling Edge Bias Switchover Voltage	—	4.05	4.25	—	V
$R_{DS(ON)1}$	High-Side Switch On-Resistance	—	—	185	330	m $\Omega$
$R_{DS(ON)2}$	Low-Side Switch On-Resistance	—	—	80	145	m $\Omega$
$R_{DISCHARGE}$	SW Soft Discharge On-Resistance	—	—	10	—	k $\Omega$
$I_{LIMIT}$	HS Peak Current Limit	$V_{IN} > 4.5\text{V}$	2.7	3.2	3.7	A
		$V_{IN} < 4.5\text{V}$	—	2.1	—	A
$I_{PFMPK}$	PFM Peak Current Limit	—	0.73	0.9	1.07	A
$I_{ZC}$	Zero Cross Current Threshold	—	—	0	—	A
$I_{LIMIT\_NEG}$	LS Valley Current Limit	—	-2.1	-1.65	-1.20	A
$I_{SW\_LKG}$	Switch Leakage Current	$V_{EN} = 0\text{V}$ , $V_{SW} = 0\text{V}$ , $V_{IN} = 40\text{V}$	—	—	1	$\mu\text{A}$
$F_{SW}$	Oscillator Frequency	$F_S = VCC$	440	500	560	kHz
		$R_{FS} = 850\text{k}\Omega$	240	300	360	kHz
		$R_{FS} = 62\text{k}\Omega$	2200	2500	2800	kHz
MSYNC	Synchronization Range	—	300	—	2500	kHz
$V_{MSYNC\_RISING}$	MSYNC Rising Threshold	—	1.4	—	—	V
$V_{MSYNC\_FALLING}$	MSYNC Falling Threshold	—	—	—	0.8	V
MSYNC PW	MSYNC Pulse Width	—	—	250	—	ns
$T_{ON}$	Minimum On-Time	—	—	110	—	ns
$T_{OFF}$	Minimum Off-Time	$V_{FB} = 760\text{mV}$	—	120	—	ns
$V_{FB}$	Feedback Voltage	$V_{IN} = 3.8\text{V}$ to $40\text{V}$	788	800	808	mV
		$SS/TR = 0.1\text{V}$	0.09	0.11	0.13	V
		$SS/TR = 0.7\text{V}$	0.68	0.7	0.71	V
$T_{SS}$	Soft-Start Period	$SS/TR = VCC$	—	1.7	—	ms
$I_{SS}$	Soft-Start Charging Current	$SS/TR = 0\text{V}$	0.75	1.00	1.25	$\mu\text{A}$
PGUV_FALL	Undervoltage Falling Threshold	Percent of Output Regulation, Fault	87	90	93	%
PGUV_RISE	Undervoltage Rising Threshold	Percent of Output Regulation, Good	92	95	99	%
PGOV_RISE	Overvoltage Rising Threshold	Percent of Output Regulation, Fault	107	110	114	%
PGOV_FALL	Overvoltage Falling Threshold	Percent of Output Regulation, Good	102	105	108	%
PG Pull-Up	PG Pull-Up Resistor	—	—	5	—	M $\Omega$
PG Low	PG Low Voltage	$I_{PG} = -3\text{mA}$	—	0.1	0.3	V
PG Delay	PG Rising Edge Delay	—	—	1.5	—	ms
	PG Falling Edge Delay	—	—	2	—	$\mu\text{s}$
$V_{EN\_TH}$	EN Rising Threshold	—	1.38	1.45	1.52	V
	Hysteresis	—	—	100	—	mV
$R_{EN}$	EN Input Resistance	—	—	40	—	M $\Omega$
$T_{SHDN}$	Thermal Shutdown (Note 9)	—	—	165	—	$^{\circ}\text{C}$
$T_{HYS}$	Thermal Hysteresis (Note 9)	—	—	20	—	$^{\circ}\text{C}$

Note: 9. Compliance to the datasheet limits is assured by one or more methods: production test, characterization, and/or design.

**Typical Performance Characteristics** (AP64203Q @  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 5\text{V}$ ,  $f_{sw} = 500\text{kHz}$ , BOM = Table 1, unless otherwise specified.)




Figure 5. PFM Efficiency vs. Output Current,  $V_{OUT}=5\text{V}$ ,  $L=10\mu\text{H}$




Figure 6. PWM Efficiency vs. Output Current,  $V_{OUT}=5\text{V}$ ,  $L=10\mu\text{H}$




Figure 7. PFM Efficiency vs. Output Current,  $V_{OUT}=3.3\text{V}$ ,  $L=8.2\mu\text{H}$




Figure 8. PWM Efficiency vs. Output Current,  $V_{OUT}=3.3\text{V}$ ,  $L=8.2\mu\text{H}$




Figure 9. VIN POR and UVLO vs. Temperature




Figure 10. Feedback Voltage vs. Temperature

**Typical Performance Characteristics** (AP64203Q at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 5\text{V}$ ,  $f_{sw} = 500\text{kHz}$ , BOM = Table 1 unless otherwise specified.)




Figure 11. Frequency vs. Temperature




Figure 12.  $I_q$  vs. Temperature,  $I_{OUT} = 0\text{A}$




Figure 13.  $I_{SHDN}$  vs. Temperature




Figure 14. PWM Line Regulation




Figure 15. PFM Line Regulation




Figure 16. Power MOSFET  $R_{DS(ON)}$  vs. Temperature



**Typical Performance Characteristics** (AP64203Q at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 5\text{V}$ ,  $f_{sw} = 500\text{kHz}$ , BOM = Table 1 unless otherwise specified.)




Figure 17. Output Ripple,  $V_{IN}=12\text{V}$ ,  $V_{OUT}=5\text{V}$ ,  $I_{OUT}=2\text{A}$ , PFM




Figure 18. Output Ripple  $V_{IN}=12\text{V}$ ,  $V_{OUT}=5\text{V}$ ,  $I_{OUT}=50\text{mA}$ , PFM




Figure 19. Output Ripple,  $V_{IN}=12\text{V}$ ,  $V_{OUT}=5\text{V}$ ,  $I_{OUT}=2\text{A}$ , PWM




Figure 20. Output Ripple  $V_{IN}=12\text{V}$ ,  $V_{OUT}=5\text{V}$ ,  $I_{OUT}=50\text{mA}$ , PWM




Figure 21. Output Ripple,  $V_{IN}=12\text{V}$ ,  $V_{OUT}=3.3\text{V}$ ,  $I_{OUT}=2\text{A}$ , PFM




Figure 22. Output Ripple  $V_{IN}=12\text{V}$ ,  $V_{OUT}=3.3\text{V}$ ,  $I_{OUT}=50\text{mA}$ , PFM

**Typical Performance Characteristics** (AP64203Q at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 5\text{V}$ ,  $f_{sw} = 500\text{kHz}$ , BOM = Table 1 unless otherwise specified.)




Figure 23. Output Ripple,  $V_{IN}=12\text{V}$ ,  $V_{OUT}=3.3\text{V}$ ,  $I_{OUT}=2\text{A}$ , PWM




Figure 24. Output Ripple  $V_{IN}=12\text{V}$ ,  $V_{OUT}=5\text{V}$ ,  $I_{OUT}=50\text{mA}$ , PWM




Figure 25. Load Transient,  $I_{OUT} = 0.05\text{A}$  to  $0.5\text{A}$  to  $0.05\text{A}$ , PWM




Figure 26. Load Transient,  $I_{OUT} = 0.05\text{A}$  to  $0.5\text{A}$  to  $0.05\text{A}$ , PFM




Figure 27. Load Transient,  $I_{OUT} = 1\text{A}$  to  $2\text{A}$  to  $1\text{A}$ , PWM




Figure 28. Load Transient,  $I_{OUT} = 1\text{A}$  to  $2\text{A}$  to  $1\text{A}$ , PFM

**Typical Performance Characteristics** (AP64203Q at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 5\text{V}$ ,  $f_{sw} = 500\text{kHz}$ , BOM = Table 1, unless otherwise specified.)




Figure 29. Load Transient, IOUT = 0.05A to 2A to 0.05A (PWM)




Figure 30. Load Transient, IOUT = 0.05A to 2A to 0.05A (PFM)




Figure 31. Startup using EN, IOUT = 2A




Figure 32. Shutdown using EN, IOUT = 2A




Figure 33. Startup using EN with PG, IOUT = 2A






Figure 34. Shutdown using EN with PG, IOUT = 2A

**Typical Performance Characteristics** (AP64203Q at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 5\text{V}$ ,  $f_{sw} = 500\text{kHz}$ , BOM = Table 1, unless otherwise specified.)



**Figure 35. Output Short Protection,  $I_{OUT} = 2\text{A}$**



**Figure 36. Output Short Recovery,  $I_{OUT} = 2\text{A}$**

## Application Information

### Theory of Operation

The AP64203Q is a 2A current mode control, synchronous buck regulator with integrated power MOSFETs. Current mode control assures excellent line regulation, load regulation, and a wide loop bandwidth for fast response to load transients. Figure 1 and Figure 4 depict the typical application schematic and functional block diagram of AP64203Q. The buck controller drives the internal N-FETs. The buck regulator can operate from an unregulated DC source, such as a battery, with a voltage ranging from 3.8V to 40V. The converter output can be regulated as low as 0.8V to as high as 36V.

The feedback loop is compensated internally. See “Loop Compensation Design” for more details.

### Internal VCC Regulator

An internal low dropout regulator produces the 4.8V supply from  $V_{IN}$  that powers the drivers and the internal bias circuitry. The VCC can supply enough current for the AP64203Q’s circuitry and must be bypassed to PGND with a minimum of 1 $\mu$ F ceramic capacitor. Good bypassing is necessary to supply the high transient currents required by the power MOSFET gate drivers. To improve efficiency, the internal 5V regulator can also draw current from the BIAS pin when its voltage is at 4.5V or higher. If BIAS is connected to an external supply far away, be sure to bypass with a local ceramic capacitor. If the BIAS pin voltage is below 4.25V, the internal 5V regulator will source current from  $V_{IN}$ . Application with high input voltage or high switching frequency where the internal 4.8V regulator pulls current from  $V_{IN}$  will increase the die temperature.


### Enable, Soft-Start, Tracking, Sequencing, and Disable

The enable (EN) input allows the user to control turning on or off the regulator. Once the voltage on the EN pin is above its threshold, the buck controller powers up and soft-start begins.

The regulator does not allow the regulator to sink current during the soft-start period. The default time is 1.7ms if SS/TR pin is tied to VCC. The soft-start time can be extended by connecting an external capacitor between SS/TR and GND. The capacitor along with an internal  $I_{SS}$  of 1 $\mu$ A, sets the soft-start interval of the converter,  $T_{SS}$ , according to equation below:

$$C_{SS} \text{ (nF)} = 1.25 * T_{SS} \text{ (ms)}$$

Ratiometric tracking is achieved in Figure 37 by using the same value for the soft-start capacitor on each power rail.



**Figure 37. Ratiometric Configuration**

By connecting a feedback network from the higher output voltage as shown in the figure 38 below, coincidental track is implemented. The ratio of R3 and R4 should match with the ratio of feedback resistor divider of IC#2.

**Application Information** (continued)




Figure 38. Coincidental Configuration

Figure 39 illustrates output sequencing.




Figure 39. Sequencing Configuration

## Application Information (continued)

### Output Active Discharge

The AP64203Q provides an internal 10kΩ resistor for output active discharge function. The internal resistor discharges the energy stored in the output capacitor to PGND whenever the regulator is disabled. When the regulator remains enabled, the internal resistor disconnected from the output.

### Current Limit Protection

In order to reduce the total power dissipation and to protect the application, AP64203Q has cycle-by-cycle current limiting implementation. The voltage drop across the internal high-side MOSFET is sense and compared with the internally set current limit threshold. This voltage drop is sense at about 50ns after the HS turns on. When the peak inductor current exceeds the set current limit threshold, current limit protection activates. When the current limit happens for 17 clock cycles within a 32-cycle time frame, the device enters Hiccup mode in which the controller periodically restarts the part. This protection mode greatly reduces the power dissipated on chip and reduces the thermal stress to help protect the device. AP64203Q will exit Hiccup mode when the overcurrent situation is resolved.

### Undervoltage Lockout (UVLO)

Undervoltage lockout is implemented to prevent the IC from insufficient input voltages. The AP64203Q has a UVLO comparator that monitors the VCC voltage and the internal bandgap reference. If the VCC voltage falls below 3.45V, the AP64203Q is disabled. Both HS and LS MOSFETs are off. Alternatively, the UVLO level can be adjusted adjust by using EN pin with a resistive divider connected from VIN to GND. Connect the center node of the divider to EN. Choose R3 to be approximately 500kΩ, and the R4 is calculated using the equation below with a desired  $V_{UVLO}$  threshold.




Figure 40. Setting the Input UVLO

### Thermal Shutdown

If the junction temperature of the device reaches the thermal shutdown limit of 165°C, the AP64203Q shuts down both its high-side and low-side power MOSFETs. When the junction temperature reduces to the required level (145°C typical), the device initiates a normal power-up cycle with soft-start.

### Power Derating Characteristics

To prevent the regulator from exceeding the maximum recommended operating junction temperature, some thermal analysis is required. The regulator's temperature rise is given by:

$$T_{RISE} = PD \cdot (\theta_{JA}) \quad \text{Eq. 4}$$

Where:

- PD is the power dissipated by the regulator
- $\theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature

The junction temperature,  $T_J$ , is given by:


$$T_J = T_A + T_{RISE} \quad \text{Eq. 5}$$

Where:

- $T_A$  is the ambient temperature of the environment

**Application Information** (continued)

For the U-QFN4040-16/SWP (Type UXB) package, the  $\theta_{JA}$  is 30°C/W. The actual junction temperature should not exceed the maximum recommended operating junction temperature of 150°C when considering the thermal design. Figure 41 shows a typical derating curve versus ambient temperature.



**Figure 41. Output Current Derating Curve vs. Ambient Temperature, VIN = 12V**

**Power Good**

PG is the open-drain output of a window comparator that continuously monitors the buck regulator’s output voltage via the FB pin. PG actively held low when EN is low and during the soft-start period. After the soft-start period terminates, PG becomes high impedance as long as the output voltage is within ±5% of its regulation. Any fault condition forces PG low. There is an internal 5MΩ pull-up resistor.



**Application Information** (continued)

**Setting the Output Voltage**

The output voltage can be adjusted from 0.8V using an external resistor divider. Table 1 shows a list of resistor selection for common output voltages. An optional C4 of 10pF to 470pF can be used to boost the phase margin and improve stability as well as the transient performance. R2 in figure 42 can be determined by the following equation:

$$R_2 = \frac{R_1 \cdot 0.8}{V_{out} - 0.8}$$




Figure 42. Feedback Divider Network

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)	C4 (pF)	L1 (μH)	C2 (μF)	F <sub>sw</sub> (kHz)
1.2	100	200	47	3.3	2x22	500
2.5	100	47.06	47	6.5	2x22	500
3.3	100	31.60	47	8.2	2x22	500
5	100	19.10	47	10	2x22	500
12	100	7.14	47	22	2x22	500
24	100	3.45	47	33	2x22	500

Table 1. Recommended Component Selection

**Operating Frequency**

The AP64203Q operates at a default switching frequency at 500kHz when FS is connected to VCC. Use a resistor from FS to GND programs the frequency from 300kHz to 2.5MHz. A minimum on-time of 115ns typical in conjunction with the input and output voltage should be considered when selecting the maximum operating frequency. Use equation below to set the desired switching frequency:

$$R_{FS}[k\Omega] = \frac{267}{FS[MHz]} - 50$$

Alternatively, the frequency of operation can be synchronized from 300kHz to 2.5MHz with an external signal applied to the MSYNC pin. It is recommended to use a MSYNC pulse width of at least 250ns.

**CCM Control Scheme**

The regulator employs a current-mode pulse-width modulation control scheme for fast transient response and pulse-by-pulse current limiting. The current loop consists of the oscillator, the PWM comparator, current sensing circuit, and a slope compensation circuit. The gain of the current sensing circuit is typically 450mV/A and the slope compensation is 500mV/T. The reference for the current loop is provided by the output of an Error Amplifier (EA), which compares the feedback signal at the FB pin to the integrated 0.8V reference. Thus, the output voltage regulated by using the error amplifier to control the reference for the current loop. The error amplifier is an operational amplifier that converts the voltage error signal to a voltage output. The voltage loop is internally compensated with the 50pF and 320kΩ RC network that can support most applications.

PWM operation is initialized by the clock from the oscillator. The HS MOSFET is turned on at the beginning of a cycle and the current in the MOSFET starts to ramp up. When the sum of the current amplifier, CSA, signal and the slope compensation, SE, reaches the control reference of the current loop, the PWM comparator sends a signal to the logic to turn off the HS MOSFET and turn on the LS MOSFET. The LS MOSFET stays on until the end of the cycle. Figure 43 shows the typical operating waveforms during Continuous Conduction Mode (CCM) operation. The dotted lines illustrate the sum of the compensation ramp and the current-sense amplifier's output.

**Application Information** (continued)




Figure 43. CCM Operation Waveforms

**PFM Control Scheme**

The AP64203Q enters a pulse-skipping mode at light load to minimize the switching loss by reducing the switching frequency. Figure 35 illustrates the PFM operation. A zero-cross sensing circuit shown in Figure 4 monitors the LS MOSFET current for zero crossing. When 8 consecutive cycles are detected, the regulator enters the PFM mode. The counter is reset to zero when the current in any cycle does not cross zero. Once the PFM mode is entered, the pulse modulation starts being controlled by the PFM comparator shown in Figure 44. The HS MOSFET is turned on at the clock's rising edge and turned off when its current reaches the peak PFM current limit value. Then, the inductor current is discharged to 0A, stays at zero, and the output voltage reduces gradually due to the load current discharging the output capacitor. When the output voltage drops to the nominal voltage, the HS MOSFET is turned on again as it repeats the previous operations. The regulator resumes normal PWM mode operation when the output voltage drops 2.5% below the nominal voltage.




Figure 44. PFM Operation Waveforms

## Application Information (continued)

### Input Capacitor

The input capacitor reduces the surge current drawn from the input supply and the switching noise from the device. The input capacitor has to sustain the ripple current produced during the on time on the upper MOSFET. It must hence have a low ESR to minimize the losses.

The RMS current rating of the input capacitor is a critical parameter that must be higher than the RMS input current. As a rule of thumb, select an input capacitor which has an RMS rating that is greater than half of the maximum load current.

Due to large di/dt through the input capacitors, electrolytic or ceramics should be used. If a tantalum must be used, it must be surge protected. Otherwise, capacitor failure could occur. For most applications, a 10µF ceramic capacitor is sufficient and 0.1µF parallel capacitor is also recommended for improving the stability.

### Inductor

Calculating the inductor value is a critical factor in designing a buck converter. For most designs, the following equation can be used to calculate the inductor value:

$$L = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN} \cdot \Delta I_L \cdot f_{SW}}$$

Where  $\Delta I_L$  is the inductor ripple current and  $f_{SW}$  is the buck converter switching frequency.

Choose the inductor ripple current to be 30% to 40% of the maximum load current. The maximum inductor peak current is calculated from:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Peak current determines the required saturation current rating, which influences the size of the inductor. Saturating the inductor decreases the converter efficiency while increasing the temperatures of the inductor and the internal MOSFETs. Hence choosing an inductor with appropriate saturation current rating is important.

An inductor with a DC current rating of at least 25% higher than the maximum load current is recommended for most applications.

For highest efficiency, the inductor's DC resistance should be as low as possible. Use a larger inductance for improved efficiency under light load conditions.

### Output Capacitor

The output capacitor keeps the output voltage ripple small, ensures feedback loop stability and reduces the overshoot of the output voltage. The output capacitor is a basic component for the fast response of the power supply. In fact, during load transient, for the first few microseconds it supplies the current to the load. The converter recognizes the load transient and sets the duty cycle to maximum, but the current slope is limited by the inductor value.

ESR of the output capacitor dominates the output voltage ripple. The amount of ripple can be approximate from the equation below:

$$V_{out\_capacitor} = \Delta I_{inductor} * \left( ESR + \frac{1}{8f_{SW} C_o} \right)$$

An output capacitor with ample capacitance and low ESR is the best option. For most applications, a 22µF ceramic capacitor will be sufficient.

$$C_o = \frac{L \left( I_{out} + \frac{\Delta I_{inductor}}{2} \right)^2}{(\Delta V + V_{out})^2 - V_{out}^2}$$

Where  $\Delta V$  is the maximum output voltage overshoot.

### Bootstrap

The internal driver of the HS FET is equipped with a BST undervoltage detection (UV) circuit. In the event that the voltage difference between BST and SW falls below 2V, the UV detection circuit allows the LS FET on for 400ns to recharge the bootstrap capacitor.

### Self Bias Mode

For highest possible efficiency operation, it is recommended to connect the BIAS pin directly to Vout or other external supply in the range of 4.5V to 15V. In this condition, the internal LDO will source from the BIAS voltage to minimize the power dissipation. Therefore, the overall efficiency is improved.

**Application Information** (continued)

**Loop Compensation Design**

The regulator uses constant frequency peak current mode control architecture to achieve a fast loop transient response. An accurate current sensing pilot device in parallel with the upper MOSFET is used for peak current control signal and overcurrent protection. The inductor is not considered as a state variable since its peak current is constant, and the system becomes a single order system. It is much easier to design a Type II compensator to stabilize the loop than to implement voltage mode control. Peak current mode control has an inherent input voltage feed-forward function to achieve good line regulation. Figure 45 shows the small signal model of the synchronous buck regulator and figure 46 is the compensation network.




Figure 45. Linearized Small Signal Model

Figure 46 is the type 2 compensator.




Figure 46. Type 2 Compensator

---

**Application Information** (continued)

---

Compensation design goals are the following:

1. Crossover frequency,  $f_c$ , of approximately  $1/10^{\text{th}}$  of the switching frequency.
2. Phase margin  $> 40^\circ$ .
3. Gain margin  $> 10\text{dB}$  in magnitude.

The loop gain at the crossover frequency has a unity gain. Therefore, the value of the top feedback resistance is determined by:

$$R_1 = \frac{127k}{C_o f_c V_{OUT}}$$

Where,  $C_o$  is the total output capacitance seen by the regulator. This may include ceramic high frequency decoupling and bulk output capacitors. Ceramic will have derating factor by approximately 40% depending on dielectric, voltage stress, and thermal.

An additional zero contribution due to  $R_1$  and  $C_4$  can boost the phase margin. Put the compensator zero between  $1/2f_c$  to  $f_c$  frequency.

$$C_4 = \frac{1}{2\pi f_c R_1}$$

**Layout**

**PCB Layout**

1. The AP64203Q is a high switching frequency converter. Hence, attention must be paid to the switching currents interference in the layout. Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. These interconnecting impedances should be minimized by using wide, short printed circuit traces. The AP64203Q works at 2A load current so heat dissipation is a major concern in the layout of the PCB. For both the top and bottom layers 2oz copper is recommended.
2. Place the input capacitors as closely across VIN and GND as possible.
3. Place the inductor as close to SW as possible.
4. Place the output capacitors as close to GND as possible.
5. Place the feedback components as close to FB as possible.
6. If using four or more layers, use at least the 2<sup>nd</sup> and 3<sup>rd</sup> layers as GND to maximize thermal performance.
7. Add as many vias as possible around both the GND pin and under the GND plane for heat dissipation to all the GND layers.
8. Add as many vias as possible around both the VIN pin and under the VIN plane for heat dissipation to all the VIN layers.
9. See Figure 47 for more details.





Figure 47. PC Board Layout

**Ordering Information** (Note 10)




Part Number	Package Code	Package	Identification Code	Tape and Reel	
				Quantity	Part Number Suffix
AP64203QFVBW-13	FVBW	U-QFN4040-16/SWP (Type UXB)	3YQ	3000	-13

Note: 10. For packaging details, go to our website at <https://www.diodes.com/design/support/packaging/diodes-packaging/>.

**Marking Information**

U-QFN4040-16/SWP (Type UXB)

( Top View )




- XX : Identification Code
- Y : Year : 0~9
- W : Week : A~Z : 1~26 week;  
a~z : 27~52 week; z represents 52 and 53 week
- X : Internal Code

Part Number	Package	Identification Code
AP64203QFVBW-13	U-QFN4040-16/SWP (Type UXB)	3YQ

**Package Outline Dimensions**

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

U-QFN4040-16/SWP (Type UXB)




U-QFN4040-16/SWP (Type UXB)			
Dim	Min	Max	Typ
A	0.57	0.63	0.60
A1	0.00	0.05	0.02
A3	--	--	0.15
b	0.25	0.35	0.30
b1	--	--	0.15
D	3.95	4.05	4.00
D2	2.40	2.60	2.50
E	3.95	4.05	4.00
E2	2.40	2.60	2.50
e	--	--	0.65
L	0.35	0.45	0.40
L1	--	--	0.25
z	0.850	0.900	0.875
All Dimensions in mm			

**Suggested Pad Layout**

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

U-QFN4040-16/SWP (Type UXB)



Dimensions	Value (in mm)
C	0.650
G	0.250
G1	0.250
X	0.400
X1	2.350
X2	2.600
Y	0.600
Y1	2.350
Y2	2.600
Y3	4.300

**Mechanical Data**

- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish – Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 (e3)
- Weight: 34.54 grams (Approximate)



**IMPORTANT NOTICE**

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.  
All other trademarks are the property of their respective owners.  
© 2023 Diodes Incorporated. All Rights Reserved.

[www.diodes.com](http://www.diodes.com)