

#### Description

The AP8805DF uses advanced trench technology to provide excellent R<sub>DS(ON)</sub>, low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a Battery protection or in other Switching application.

#### **General Features**

 $V_{DS} = 20V I_{D} = 52A$ 


 $R_{DS(ON)} < 6.0 \text{m}\Omega$  @  $V_{GS}$ =4.5V (Type: 4.8 $\text{m}\Omega$ )


#### **Application**


3.3V MCU Drive

Load switch

Uninterruptible power supply







**Package Marking and Ordering Information** 

Product ID	Pack	Marking	Qty(PCS)
AP8805DF	DFN3*3-8L	AP8805DF XXX YYYY	5000

# Absolute Maximum Ratings (T<sub>C</sub>=25°Cunless otherwise noted)

Symbol	Parameter	Max.	Units
VDSS	Drain-Source Voltage	20	V
VGSS	Gate-Source Voltage	±12	V
ID@TA=25℃	Continuous Drain Current, VGS @ 4.5V	52	А
ID@TA=70°C	Continuous Drain Current, VGS @ 4.5V	30	А
IDM	Pulsed Drain Current note1	120	А
EAS	Single Pulsed Avalanche Energy note2	147.6	mJ
PD@TA=25℃	Power Dissipation	37	W
TJ, TSTG	Operating and Storage Temperature Range	-55 to +175	$^{\circ}$
R <sub>θ</sub> JA	Thermal Resistance Junction-Ambient <sup>1</sup>	85	°C/W
RθJC	Thermal Resistance, Junction to Case	2	°C/W





# Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V(BR)DSS	Drain-Source Breakdown Voltage	$I_D = 250 \mu A$ , $V_{GS} = 0 V$	20	21	-	V
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 20V, V_{GS} = 0V$	-	-	1.0	μA
IGSS	Gate-Body Leakage Current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±12V	-	-	±100	nA
VGS(th)	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$	0.5	0.8	1.1	V
DDC(ON)	Static Drain-Source ON	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 30A	-	4.8	6.0	mΩ
RDS(ON)	Static Drain-Source ON	V <sub>GS</sub> = 2.5V, I <sub>D</sub> = 20A	-	5.3	7.0	mΩ
Ciss	Input Capacitance		-	2174	-	pF
Coss	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =10V, f=1MHz	-	396	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	365	-	pF
Qg	Total Gate Charge		-	36	-	nC
Qgs	Gate Source Charge	$V_{GS}$ =0 to 4.5V $V_{DD}$ =10V, $I_{D}$ =30A	-	6	-	nC
$Q_{gd}$	Gate Drain("Miller") Charge	15 00/1	-	10	-	nC
td(on)	Turn-On DelayTime		-	13	-	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 4.5V, V_{DD} = 10V$	-	31	-	ns
td(off)	Turn-Off DelayTime	$I_D=30A$ , $R_{GEN}=3\Omega$	-	73	-	ns
t <sub>f</sub>	Turn-Off Fall Time		-	92	-	ns
IS	Maximum Continuous Drain to Source Diode Forward Current		-	-	70	Α
ISM	Maximum Pulsed Drain to Source Diode Forward Current		-	-	300	Α
V <sub>SD</sub>	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = 30A	-	-	1.2	V
trr	Body Diode Reverse Recovery Time	I 00A 4:/44 400A/	-	13	-	ns
Qrr	Body Diode Reverse Recovery Charge	I⊧=20A,di/dt=100A/μs	-	4	-	nC

#### Note:

- 1. The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper.
- $2 \, {}_{^{\searrow}}$  The data tested by pulsed , pulse width  $\leqq 300 us$  , duty cycle  $\leqq 2 \%$
- 3. The test condition is T<sub>J</sub>=25°C,  $V_{DD}$ =10V,  $V_{G}$ =4.5V, L=0.5mH,  $R_{G}$ =25 $\Omega$ ,  $I_{AS}$ =12A
- 4. The power dissipation is limited by 150°C junction temperature
- 5 The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.



### **Typical Characteristics**




Figure1: Output Characteristics







Figure 3:On-resistance vs. Drain Current




**Figure 5: Gate Charge Characteristics** 



**Figure 2: Typical Transfer Characteristics** 



**Figure 4: Body Diode Characteristics** 



**Figure 6: Capacitance Characteristics** 








Figure 7: Normalized Breakdown Voltage vs Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 8: Normalized on Resistance vs.




Figure 10: Maximum Continuous Drain Current vs. Ambient Temperature





Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Ambien





# Package Mechanical Data-DFN3X3-8L



Symbol	Dim in mm		
Symbol	Min	Max	
Α	0.70	0.80	
A1	0.00	0.05	
A2	0.203REF		
b	0.25	0.35	
D	2.90	3.10	
E	2.90	3.10	
D1	2.20	2.40	
E1	1.40	1.60	
L	0.20	0.40	
е	0.65BSC		



#### **Attention**

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the APM Microelectronics product that you Intend to use.

<u></u>



Edition	Date	Change
REV1.0	2024/3/31	Initial release

Copyright Attribution"APM-Microelectronice"