

40V N+P-Channel Enhancement Mode MOSFET

Description

The AP8G04BS uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

General Features

V_{DS} = 40V I_D =8.8A

 $R_{DS(ON)} < 35m\Omega @ V_{GS}=10V$ (Type: 28m Ω)

V_{DS} = -40V I_D =-7.2A


 $R_{DS(ON)} < 50m\Omega @ V_{GS} = -10V$ (Type: 42m Ω)

Application

Wireless charging

Boost driver

Brushless motor



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP8G04BS	SOP-8L	AP8G04BS XXX YYYY	3000

Absolute Maximum Ratings (Tc=25°C unless otherwise noted)

Querra ha ch	Cumb al	Rati	Unite	
Symbol	Symbol Parameter		P-Ch	Units
VDS	Drain-Source Voltage	40	-40	V
VGS	Gate-Source Voltage	±20	±20	V
I □@T A =25 ℃	Continuous Drain Current, V _{GS} @ 10V ¹	8.8	-7.2	А
I ⊳@T A =70 ℃	Continuous Drain Current, V _{GS} @ 10V ¹	5.0	-4.1	А
IDM	Pulsed Drain Current ²	20	-19	А
EAS	Single Pulse Avalanche Energy ³	15	32	mJ
P₀@T _A =25℃	Total Power Dissipation ⁴	1.65		W
TSTG	Storage Temperature Range	-55 to 150		°C
TJ	Operating Junction Temperature Range	-55 to 150		°C
R _θ JA	Thermal Resistance Junction-Ambient ¹	85		°C/W
R₀JC	Thermal Resistance Junction-Case ¹	35		°C /W



40V N+P-Channel Enhancement Mode MOSFET

N-Channel Electrical Characteristics (TJ=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =250uA	40	44		V	
$\triangle BVDSS/ \triangle TJ$	BVDSS Temperature Coefficient	Reference to $25^\circ C$, I _D =1mA		0.032		V/℃	
	Statia Drain Source On Registeres?	tis Desir Osuma On Desistance ² V _{GS} =10V , I _D =4A	V _{GS} =10V, I _D =4A		30	37	
RDS(ON)	Static Drain-Source On-Resistance ²	V _{GS} =4.5V , I _D =3A		40	50	mΩ	
VGS(th)	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.0	1.5	2.5	V	
$ riangle V_{GS(th)}$	V _{GS(th)} Temperature Coefficient	VGS-VDS, ID-2500A		-4.5		mV/℃	
IDSS	Drain-Source Leakage Current	$V_{\text{DS}}\text{=}32V$, $V_{\text{GS}}\text{=}0V$, $T_{\text{J}}\text{=}25^\circ\!\mathrm{C}$			1	- uA	
1033	Diam-Source Leakage Current	$V_{\text{DS}}\text{=}32V$, $V_{\text{GS}}\text{=}0V$, $T_{\text{J}}\text{=}55^\circ\!\mathrm{C}$			5		
IGSS	Gate-Source Leakage Current	V _{GS} =±20V , V _{DS} =0V			±100	nA	
gfs	Forward Transconductance	V _{DS} =5V , I _D =4A		8		S	
Rg	Gate Resistance	V _{DS} =0V , V _{GS} =0V , f=1MHz		2.4	4.8	Ω	
Qg	Total Gate Charge (4.5V)			5			
Qgs	Gate-Source Charge	V _{DS} =15V , V _{GS} =4.5V , I _D =3A		1.54		nC	
Qgd	Gate-Drain Charge			1.84			
Td(on)	Turn-On Delay Time			7.8			
Tr	Rise Time	V_{DD} =15V , V_{GS} =10V , R_{G} =3.3 Ω		2.1			
Td(off)	Turn-Off Delay Time	I _D =1A		29		ns	
T _f	Fall Time			2.1			
Ciss	Input Capacitance			452			
Coss	Output Capacitance	V _{DS} =15V , V _{GS} =0V , f=1MHz		51		pF	
Crss	Reverse Transfer Capacitance			38			
IS	Continuous Source Current ^{1,4}				4.5	А	
ISM	Pulsed Source Current ^{2,4}	$V_G=V_D=0V$, Force Current			14	А	
VSD	Diode Forward Voltage ²	V _{GS} =0V , I _S =1A , T _J =25℃			1.2	V	

Note :

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2、The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%

3、The power dissipation is limited by 150°C junction temperature

4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.



<u>AP8G04BS</u>

40V N+P-Channel Enhancement Mode MOSFET

P-Channel Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V(BR)DSS	Drain-Source Breakdown Voltage	I _D = -250mA, V _{GS} = 0V	-40	-	-	V
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = -40V, V_{GS} = 0V$	-	-	1.0	mA
IGSS	Gate-Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA
VGS(th)	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -250 \text{mA}$	-1.1	-1.6	-2.1	V
	Static Drain-Source ON-	V _{GS} = -10V, I _D = -3A	-	42	55	mW
RDS(ON)	Resistance ⁽⁵⁾	V _{GS} = -4.5V, I _D = -2A	-	60	78	mW
Rg	Gate Resistance	f = 1MHz	-	8	-	W
Ciss	Input Capacitance		-	546	-	pF
Coss	Output Capacitance	V _{GS} = 0V, V _{DS} = -20V, f = 1MHz	-	52	-	pF
Crss	Reverse Transfer Capacitance		-	43	-	pF
Qg	Total Gate Charge		-	11	-	nC
Qgs	Gate Source Charge	V _{GS} = 0 to -10V V _{DS} = - 20V, I _D = -2A	-	1.8	-	nC
Q_{gd}	Gate Drain("Miller") Charge		-	1.9	-	nC
td(on)	Turn-On DelayTime		-	8.1	-	ns
tr	Turn-On Rise Time	V _{GS} = -10V, V _{DD} = -20V	-	13	-	ns
td(off)	Turn-Off DelayTime	I _D = -2A, R _{GEN} = 3W	-	16	-	ns
t _f	Turn-Off Fall Time		-	6	-	ns
IS	Maximum Continuous Body Diode Forward Current		-	-	-5	А
ISM	Maximum Pulsed Body Diode Forward Current		-	-	-19	А
VSD	Body Diode Forward Voltage	V _{GS} = 0V, I _S = -3A	-		-1.2	V
trr	Body Diode Reverse Recovery Time		-	10	-	ns
Qrr	Body Diode Reverse Recovery Charge	l⊧ = -2A, di/dt = 100A/us	-	4.8	-	nC

Note :

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2、The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%

3. The power dissipation is limited by 150 $^\circ\!\!\!\mathrm{C}$ junction temperature

 4_{N} The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.

ω



40V N+P-Channel Enhancement Mode MOSFET

N-Typical Characteristics




Figure 3:On-resistance vs. Drain Current VGS(V)




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics Is(A)





Figure 4: Body Diode Characteristics C(pF)







40V N+P-Channel Enhancement Mode MOSFET




Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 9: Maximum Safe Operating Area vs. Case Temperature




Figure 8: Normalized on Resistance vs Junction Temperature




Figure 10: Maximum Continuous Drain Current




Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case

UП



40V N+P-Channel Enhancement Mode MOSFET




Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current -VGS(V)




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics -Is(A)




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics

O












Figure 9: Maximum Safe Operating Area




Figure 8: Normalized on Resistance vs. Junction Temperature






Figure 10: Maximum Continuous Drain Current vs. Ambient Temperature





40V N+P-Channel Enhancement Mode MOSFET

Package Mechanical Data-SOP-8L



Symbol		Dim in mm	
Symbol	Min	Тур	Max
A	1.35	1.55	1.75
A1	0.02	0.15	0.25
A2	1.425	1.45	1.475
b	0.3	0.4	0.5
С	0.15	0.2	0.25
D	4.8	5	5.2
E	5.8	6	6.2
E1	3.8	4	4.2
е	1.27BSC		
L	0.4		1.27
θ	0°		8°



40V N+P-Channel Enhancement Mode MOSFET

Attention

1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.

2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.

3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliabilityproducts. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

5, In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.

7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement,etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.



40V N+P-Channel Enhancement Mode MOSFET

Edition	Date	Change
REV1.0	2023/5/31	Initial release

Copyright Attribution"APM-Microelectronices"