



Advanced Power
Electronics Corp.


AP9962AGM-HF

Halogen-Free Product

N-CHANNEL ENHANCEMENT MODE

POWER MOSFET

- ▼ Low On-resistance
- ▼ Single Drive Requirement
- ▼ Surface Mount Package
- ▼ RoHS Compliant




BV_{DSS}	40V
$R_{DS(ON)}$	25m Ω
I_D	7A

Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.

The SO-8 package is widely preferred for commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	40	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_A = 25^\circ\text{C}$	Continuous Drain Current ³ , V_{GS} @ 10V	7	A
$I_D @ T_A = 70^\circ\text{C}$	Continuous Drain Current ³ , V_{GS} @ 10V	5.5	A
I_{DM}	Pulsed Drain Current ¹	20	A
$P_D @ T_A = 25^\circ\text{C}$	Total Power Dissipation	2	W
	Linear Derating Factor	0.016	W/ $^\circ\text{C}$
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Value	Unit
Rthj-a	Maximum Thermal Resistance, Junction-ambient ³	62.5	$^\circ\text{C}/\text{W}$



AP9962AGM-HF

Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	40	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =7A	-	-	25	mΩ
		V _{GS} =4.5V, I _D =5A	-	-	40	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1	-	3	V
g _{fs}	Forward Transconductance	V _{DS} =10V, I _D =7A	-	18	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =40V, V _{GS} =0V	-	-	10	uA
I _{GSS}	Gate-Source Leakage	V _{GS} = ±20V, V _{DS} =0V	-	-	±100	nA
Q _g	Total Gate Charge ²	I _D =7A	-	12	30	nC
Q _{gs}	Gate-Source Charge	V _{DS} =32V	-	2.5	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =4.5V	-	7.4	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =20V	-	8	-	ns
t _r	Rise Time	I _D =1A	-	6	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω, V _{GS} =10V	-	23	-	ns
t _f	Fall Time	R _D =20Ω	-	5.5	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	820	1350	pF
C _{oss}	Output Capacitance	V _{DS} =25V	-	95	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	90	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =1.7A, V _{GS} =0V	-	-	1.2	V
t _{rr}	Reverse Recovery Time ²	I _S =7A, V _{GS} =0V,	-	19	-	ns
Q _{rr}	Reverse Recovery Charge	dI/dt=100A/μs	-	12	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board ; 135°C/W when mounted on min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance
v.s. Junction Temperature




Fig 5. Forward Characteristic of
Reverse Diode




Fig 6. Gate Threshold Voltage v.s.
Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform