

**AP9A104** 

#### **Features**

- Fast access times: 10, 12, 15, and 20 ns
- Drives a 50 pF load vs. 30 pF industry standard load
- Multiple center power and ground pins for improved noise immunity
- · Low active power
- Low standby power: 11 mW (Max.)
- Individual byte controls for both Read and Write cycles
- TTL and CMOS-compatible inputs and outputs
- Single 5V  $\pm 10\%$  power supply
- Packaged in 44-pin, 400-mil SOJ, TSOP (Type II)

#### **Functional Description**


The Aptos AP9A104 is a high-speed, low-power, 64K x 16 CMOS static RAM. It is fabricated using Aptos' high-performance, 0.45µ, CMOS process technology. This highly reliable process, coupled with innovative circuit design techniques yields high performance at low power consumption. Writing to

#### 64K x 16 CMOS Static RAM

the device is accomplished by bringing Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Enable Low  $(\overline{BLE})$  is LOW, then data from I/O<sub>0</sub> through I/O<sub>7</sub> is written into the location specified on the address pins A<sub>0</sub> through A<sub>15</sub>. If Byte Enable High  $(\overline{BHE})$  is LOW, then data from I/O<sub>8</sub> through I/O<sub>15</sub> is written into the location specified on the address pins A<sub>0</sub> through A<sub>15</sub>.

Reading from the AP9A104 is accomplished by taking  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  LOW while forcing  $\overline{\text{WE}}$  HIGH. If  $\overline{\text{BLE}}$  is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> through I/O<sub>7</sub>. If  $\overline{\text{BHE}}$  is LOW, then data from memory will appear on I/O<sub>8</sub> through I/O<sub>15</sub> (See Truth Table).

This device offers multiple center power and ground pins for improved noise and speed characteristics.




#### **Selection Guide**

	AP9A104-10	AP9A104-12	AP9A104-15	AP9A104-20
Maximum Access Time (ns)	10	12	15	20
Maximum Operating Current (mA)	140	130	120	110
Maximum Standby Current (mA)	2	2	2	2



#### **Pin Configurations**





#### **AP9A104**

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)


Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied .....-55 °C to +125 °C

#### **Electrical Characteristics** Over the Operating Range (0°C $\leq$ T<sub>A</sub> $\leq$ 70° C, V<sub>CC</sub> = 5V $\pm$ 10% Max.)

			9A104-10		9A10	04-12	9A104-15		9A104-20		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
$I_{CC1}$	Dynamic Operating	$V_{CC} = Max., I_{OUT} = 0 mA,$		140		130		120		110	mA
	Current <sup>2</sup>	$\overline{\text{CE}} = V_{\text{IL}}$ , $f = \text{fmax}$									
$I_{CC2}$	Static Operating	$V_{CC} = Max., I_{OUT} = 0 mA,$		100		100		100		100	mA
	Current <sup>2</sup>	$\overline{\text{CE}} = V_{\text{IL}}, f = 0$									
$I_{SB1}$	TTL Standby Current	$V_{CC} = Max., V_{IN} = V_{IH} \text{ or } V_{IL},$		20		20		20		20	mA
	-TTL Inputs	$\overline{\text{CE}} \ge V_{\text{IH}}$ , $f = \text{Max}$ .									
$I_{SB2}$	CMOS Standby Current	$V_{CC} = Max., \overline{CE} \ge V_{CC}$		2		2		2		2	mA
	-CMOS Inputs	$-0.2V, V_{IN} \ge V_{CC} -0.2V$									
		or $V_{IN} \le 0.2V$ , $f = 0$									
$I_{LI}$	,	$GND \le V_{IN} \le V_{CC}$	-1	1	-1	1	-1	1	-1	1	μA
$I_{LO}$	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$	-1	1	-1	1	-1	1	-1	1	μA
		Output Disabled									
$V_{OH}$	Output High Voltage	$V_{\rm CC}$ = Min., $I_{\rm OH}$ = -4.0 mA	2.4		2.4		2.4		2.4		V
$V_{OL}$	Output Low Voltage	$V_{CC}$ = Min., $I_{OL}$ = 8.0 mA		0.4		0.4		0.4		0.4	V
$V_{ m IH}$	Input High Voltage <sup>3</sup>		2.2	$V_{CC}$	2.2	$V_{CC}$	2.2	$V_{CC}$	2.2	$V_{CC}$	V
				+0.5		+0.5		+0.5		+0.5	
$V_{ m IL}$	Input Low Voltage <sup>3</sup>		-0.5	0.8	-0.5	0.8	-0.5	0.8	-0.5	0.8	V

#### Capacitance 4

Symbol	Description	Max.	Unit
$C_{IN}$	Input Capacitance	5	pF
$C_{OUT}$	I/O Capacitance	5	pF



#### **Notes:**

- 1. No more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2.  $I_{\rm CC}$  is dependent upon output loading and cycle rates. Specified values are with outputs open.
- 3.  $V_{IL}$  undershoot = -1.0V where t=t $_{RC}$ /4 per cycle.  $V_{IH}$  overshoot =  $V_{CC}$  +1.0V where t=t $_{RC}$ /4 per cycle.
- 4. Tested initially and after any design or process changes that may effect these parameters.





#### Switching Characteristics Over the Operating Range 5, 6

		9A104-10		9A1	04-12	9A104-15		9A104-20		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle <sup>7</sup>	•									
$t_{RC}$	Read Cycle Time	10		12		15		20		ns
t <sub>AA</sub>	Address Access Time		10		12		15		20	ns
t <sub>OHA</sub>	Output Hold Time	3		3		3		3		ns
t <sub>ACE</sub>	CE Access Time		10		12		15		20	ns
t <sub>DOE</sub>	OE Access Time		5		5		5		6	ns
t <sub>LZOE</sub> 8	OE to Low-Z Output	0		0		0		0		ns
t <sub>HZOE</sub> 8	OE to High-Z Output		3		3		5		6	ns
t <sub>LZCE</sub> <sup>8</sup>	CE to Low-Z Output	3		3		3		3		ns
t <sub>HZCE</sub> 8	CE to High-Z Output		5		6		8		9	ns
$t_{ m PU}$	CE to Power Up	0		0		0		0		ns
$t_{ m PD}$	CE to Power Down		10		12		15		20	ns
$t_{ m ABE}$	Byte Enable Access Time		5		5		5		6	ns
t <sub>LZBE</sub>	Byte Enable to Output Low-Z	0		0		0		0		ns
t <sub>HZBE</sub>	Byte Enable to Output High-Z		3		3		5		6	ns
Write Cycle 9					•			•		
$t_{ m WC}$	Write Cycle Time	10		12		15		20		ns
t <sub>SCE</sub>	CE to Write End	9		10		12		12		ns
t <sub>AW</sub>	Address to Set-up Time to Write End	9		10		12		12		ns
t <sub>HA</sub>	Address Hold to Write End	0		0		0		0		ns
$t_{SA}$	Address Set-up Time to Write Start	0		0		0		0		ns
t <sub>PWE1</sub> 10	WE Pulse Width (OE =HIGH)	7		8		10		12		ns
$t_{\mathrm{PWE2}}$	WE Pulse Width (OE =LOW)	10		12		12		15		ns
$t_{ m SD}$	Data Set-up to Write End	6		6		7		10		ns
$t_{ m HD}$	Data Hold from Write End	0		0		0		0		ns
t <sub>HZWE</sub> <sup>8</sup>	WE LOW to High-Z Output		5		6		7		9	ns
t <sub>LZWE</sub> <sup>8</sup>	WE HIGH to Low-Z Output	2		2		2		2		ns
$t_{\mathrm{BW}}$	Byte Enable to End of Write	9		10		12		12		ns

#### Notes:

- 5. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V and output loading specified in AC Test Loads and Waveforms *Figure* (a), unless otherwise noted..
- 6. I/O will assume the High-Z state if  $\overline{OE} \ge V_{IH}$ .
- 7. WE is HIGH for a Read Cycle.
- 8. Tested with the load in AC Test Loads and Waveforms Figure (b). Transition is measured  $\pm 500$ mV from steady state voltage.
- 9. The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Set-up and Hold timing is referenced to the rising or falling edge of the signal that terminates the write.

- 10. Tested with  $\overline{OE}$  HIGH for a minimum of 4 ns before  $\overline{WE}$  = LOW to place I/O in High-Z state.
- 11. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 12. Address is valid prior to, or coincident with,  $\overline{\text{CE}}$  LOW transitions.
- 13. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$  and  $t_{HZBE}$  is less than  $t_{LZBE}$ .
- 14. BHE and BLE are held in their asserted state (LOW).



**AP9A104** 

#### **Pin Descriptions**

#### A<sub>0</sub> - A<sub>15</sub>: Address Inputs

These 16 address inputs select one of the 65,536 16-bit words in the RAM.

#### **CE**: Chip Enable Input

 $\overline{\text{CE}}$  is asserted LOW. The Chip Enable is asserted LOW to read from or write to the device. If Chip Enable is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when the device is deselected.

#### **OE**: Output Enable Input

The Output Enable input is asserted LOW. If the Output Enable is asserted LOW while  $\overline{CE}$  is asserted (LOW) and  $\overline{WE}$  is deasserted (HIGH), data from the SRAM will be

present on the I/O pins. The I/O pins will be in the high-impedance state when  $\overline{OE}$  is deasserted.

#### **WE**: Write Enable Input

The Write Enable input is asserted LOW and controls read and write operations. When  $\overline{CE}$  and  $\overline{WE}$  are both asserted (LOW) input data present on the I/O pins will be written into the selected memory location.

#### BHE, BLE: Byte Enables


These active LOW inputs allow individual bytes to be written or read. When  $\overline{BLE}$  is LOW, data is written or read to the lower byte (I/O $_0$  - I/O $_7$ ). When  $\overline{BHE}$  is LOW, data is written or read to the upper byte (I/O $_8$  - I/O $_15$ ).

## $I/O_0$ - $I/O_{15}$ : Common Input/Output Pins GND: Ground

# Switching Waveforms Read Cycle No. 1 <sup>7, 11, 14</sup> ADDRESS Valid Address Valid Address I/O 0 -I/O 15 Previous Data Data Valid

9A104-5

9A104-6




9A104-8




#### Switching Waveforms (continued)

#### Write Cycle No.1 (CE controlled, OE is HIGH or LOW) 9




#### Write Cycle No.2 (OE is HIGH During Write Cycle) 9





# Switching Waveforms (continued) Write Cycle No.3 ( $\overline{\text{OE}}$ is LOW During Write Cycle) $^9$





#### **Truth Table**

Mode	$\overline{\mathbf{CE}}$	$\overline{\mathbf{OE}}$	$\overline{ ext{WE}}$	$\overline{\mathbf{BLE}}$	BHE	I/O <sub>0</sub> - I/O <sub>7</sub>	I/O <sub>8</sub> - I/O <sub>15</sub>	Power
Standby	Н	X	X	X	X	High-Z	High-Z	$I_{SB1}, I_{SB2}$
Low Byte Read (I/O <sub>0</sub> - I/O <sub>8</sub> )	L	L	Н	L	Н	$D_{ m OUT}$	High-Z	$I_{CC1}, I_{CC2}$
High Byte Read (I/O <sub>9</sub> - I/O <sub>15</sub> )	L	L	Н	Н	L	High-Z	$D_{ m OUT}$	$I_{CC1}, I_{CC2}$
Word Read (I/O <sub>0</sub> - I/O <sub>15</sub> )	L	L	Н	L	L	$D_{ m OUT}$	$D_{ m OUT}$	$I_{CC1}, I_{CC2}$
Word Write (I/O <sub>0</sub> - I/O <sub>15</sub> )	L	X	L	L	L	$D_{\mathrm{IN}}$	$\mathrm{D_{IN}}$	$I_{CC1}, I_{CC2}$
Low Byte Write (I/O <sub>0</sub> - I/O <sub>8</sub> )	L	X	L	L	Н	$D_{\mathrm{IN}}$	High-Z	$I_{CC1}, I_{CC2}$
High Byte Write (I/O <sub>9</sub> - I/O <sub>15</sub> )	L	X	L	Н	L	High-Z	$D_{\mathrm{IN}}$	$I_{CC1}, I_{CC2}$
Output Disable	L	Н	Н	X	X	High-Z	High-Z	$I_{CC1}, I_{CC2}$
	L	X	X	Н	Н	High-Z	High-Z	$I_{CC1}, I_{CC2}$

### Ordering Information 10

Speed	Part Number	Package Name	Package Type	Temperature Range
10	AP9A104-10VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9A104-10TC	T44.1	44-Pin Thin Small Outline Package	Commercial
12	AP9A104-12VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9A104-12TC	T44.1	44-Pin Thin Small Outline Package	Commercial
15	AP9A104-15VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9A104-15TC	T44.1	44-Pin Thin Small Outline Package	Commercial
20	AP9A104-20VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9A104-20TC	T44.1	44-Pin Thin Small Outline Package	Commercial

Document # DS-00008-Rev C


#### Note:

 $10. \ {\rm For}$  information regarding additional temperature ranges, please contact factory.




#### **Package Diagrams**

#### T44.1 - 44-Pin (400-Mil) Thin Small Outline Package (TSOP)



#### V44.1 - 44-Pin (400-Mil) Small Outline J-Bend (SOJ)



<sup>©</sup> Aptos Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Aptos assumes no responsibility for the use of any circuitry other than circuitry embodied in an Aptos Semiconductor product. Nor does it convey or imply any license under patent or other rights. Aptos Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Aptos Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Aptos Semiconductor against all damages.