




- ▼ 100% Avalanche Test
- ▼ Fast Switching Characteristic
- ▼ Simple Drive Requirement
- ▼ Halogen Free & RoHS Compliant Product




BV_{DSS}	600V
$R_{DS(ON)}$	10Ω
I_D	0.35A

Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, low on-resistance and cost-effectiveness.

The SOT-223 package is designed for surface mount application, larger heatsink than SO-8 package.



Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	600	V
V_{GS}	Gate-Source Voltage	± 30	V
$I_D@T_A=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10V^4$	0.35	A
I_{DM}	Pulsed Drain Current ¹	1.4	A
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation	2.7	W
E_{AS}	Single Pulse Avalanche Energy ²	0.5	mJ
I_{AR}	Avalanche Current	1	A
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ⁴	45	$^\circ\text{C}/\text{W}$



APA2N70K-HF

Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =1mA	600	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ³	V _{GS} =10V, I _D =0.35A	-	-	10	Ω
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	2	-	4	V
g _{fs}	Forward Transconductance	V _{DS} =10V, I _D =0.2A	-	0.4	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =600V, V _{GS} =0V	-	-	10	uA
	Drain-Source Leakage Current (T _j =70°C)	V _{DS} =480V, V _{GS} =0V	-	-	250	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±30V, V _{DS} =0V	-	-	±100	nA
Q _g	Total Gate Charge ³	I _D =0.2A	-	5.5	-	nC
Q _{gs}	Gate-Source Charge	V _{DS} =540V	-	1.9	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =10V	-	0.5	-	nC
t _{d(on)}	Turn-on Delay Time ³	V _{DS} =300V	-	7.7	-	ns
t _r	Rise Time	I _D =0.2A	-	3.6	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω	-	24	-	ns
t _f	Fall Time	V _{GS} =10V	-	44	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	286	-	pF
C _{oss}	Output Capacitance	V _{DS} =25V	-	25	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	6	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ³	T _j =25°C, I _S =0.2A, V _{GS} =0V	-	-	1.2	V

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Starting T_j=25°C, V_{DD}=50V, L=1mH, R_G=25Ω, I_{AS}=1A.
- 3.Pulse test
- 4.Surface mounted on 1 in² copper pad of FR4 board, t ≤10sec; 120 °C/W when mounted on Min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Normalized BV_{DS} v.s. Junction Temperature




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Maximum Drain Current v.s. Case Temperature




Fig 6. Typical Power Dissipation




Fig 7. Maximum Safe Operating Area




Fig 8. Effective Transient Thermal Impedance




Fig 9. Gate Charge Characteristics




Fig 10. Typical Capacitance Characteristics




Fig 11. Forward Characteristic of Reverse Diode




Fig 12. Gate Threshold Voltage v.s. Junction Temperature




Fig 13. Switching Time Circuit




Fig 14. Switching Time Waveform




Fig 15. Gate Charge Circuit




Fig 16. Gate Charge Waveform



MARKING INFORMATION

