

Description

The APJ7N70MSI is **CoolFET III** MOSFET family that is utilizing charge balance technology for extremely low on-resistance and low gate charge performance.

APJ7N70MSI is suitable for applications which require

General Features

V_{DS} = 700V IDM =7A


 $R_{DS(ON)} < 1100 \text{m}\Omega$ @ $V_{GS} = 10V$ (Type: $1000 \text{m}\Omega$)


superior power density and outstanding efficiency

Application

Uninterruptible Power Supply(UPS)

Power Factor Correction (PFC)





Package Marking and Ordering Information

i aonago man	ang ana Grasing misimaasi			
Product ID	Pack	Marking	Qty(PCS)	
APJ7N70MSI2	SOT223-2L	APJ7N70MSI2 XXX YYYY	3000	

Absolute Maximum Ratings (Tc=25°Cunless otherwise noted)

Symbol	Parameter	Value	Unit
VDSS	Drain-Source Voltage (V _{GS} = 0V)	700	V
ID	Continuous Drain Current	4	Α
IDM	Pulsed Drain Current (note1)	7	Α
VGS	Gate-Source Voltage	±30	V
Eas	Single Pulse Avalanche Energy (note2)	30	mJ
P _D	Power Dissipation (T _C = 25°C)	28.5	W
TJ, Tstg	Operating Junction and Storage Temperature Range	-55~+150	°C
RthJC	Thermal Resistance, Junction-to-Case	4.4	°C/W
RthJA	Thermal Resistance, Junction-to-Ambient	85	°C/W





Electrical Characteristics (T_J=25°C, unless otherwise noted)


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain to source breakdown voltage	V _{GS} =0V, I _D =250uA	650			V
ΔBV _{DSS} / ΔTJ	Breakdown voltage temperature coefficient	I _D =250uA, referenced to 25°C		0.7		V/°C
IDSS	Drain to source leakage current	V _{DS} =650V, V _{GS} =0V			1	uA
1000	Drain to source leakage current	V _{DS} =520V, T _C =125°C			10	uA
IGSS	Gate to source leakage current, forward	V _{GS} =30V, V _{DS} =0V			100	nA
1000	Gate to source leakage current, reverse	V _{GS} =-30V, V _{DS} =0V			-100	nA
VGS(TH)	Gate threshold voltage	V _{DS} =V _{GS} , I _D =250uA	2.5	3.5	4.5	V
RDS(ON)	Drain to source on state resistance	V _{GS} =10V, I _D =2A		1.0	1.2	Ω
Gfs	Forward Transconductance	V _{DS} =10V, I _D =2A		3.4		S
Ciss	Input capacitance	V _{GS} =0V		246		
Coss	Output capacitance	V _{DS} =100V		12		pF
Crss	Reverse transfer capacitance	f=1MHz		0.6		
td(on)	Turn on delay time)/ 005)/		11.6		
tr	Rising time	V_{DS} =325V I_{D} =4A R_{G} =25 Ω ,		10.5		ns
td(off)	Turn off delay time			36		
t _f	Fall time	V _{GS} =10V		8.4		
Qg	Total gate charge			6.48		
Qgs	Gate-source charge	V _{DS} =325V, V _{GS} =10V, I _D =4A		1.42		nC
Qgd	Gate-drain charge			2.78		
Rg	Gate Resistance	V _{DS} =0V, Scan F mode		18		Ω
IS	Continuous source current	Integral reverse p-n Junction			4	Α
ISM	Pulsed source current	diode in the MOSFET			12	Α
VSD	Diode forward voltage drop.	I _S =4A, V _{GS} =0V		0.9	1.3	V
Trr	Reverse recovery time	Is=4A, V _{GS} =0V,		147		ns
1						

Note:

- 1. The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper.
- 2. The EAS data shows Max. rating . L=0.5mH, IAS =2A, VDD =50V, RG=25 Ω
- 3. The test condition is Pulse Test: ISD ≤ ID, di/dt = 100A/us, VDD≤ BVDSS, Starting at TJ =25℃
- 5. The data is theoretically the same as ID and IDM, in real applications, should be limited by total power dissipation.



Typical Characteristics






Figure 1. Typical Output Characteristics




Figure 2. Drain-source on-state resistance




Figure 3. Gate charge characteristics




Figure 4. Capacitance Characteristics





Figure 5. RDS (ON) vs junction temperature

Figure 6. BVDSS vs junction temperature








8 $V_{DS}=20V$ 7 Io, Drain-to-Source Current (A) $T_J = 25 \,^{\circ}\text{C}$ 6 5 4 T_J = 150 °C 3 2 1 0 0 2 10 V_{GS}, Gate-to-Source Voltage (V)

Figure 7. Forward characteristics of reverse diode








Figure9.VGS(TH) vs junction temperature

Figure 10. Safe operating area





Figure 11. Transient thermal impedance



Package Mechanical Data: SOT223-3L



DIM	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	1.52	1.80	0.060	0.071
A1	-	0.10	-	0.004
A2	1,50	1.70	0.059	0.067
b	0.60	0.80	0.024	0.031
b2	2.95	3.10	0.116	0.122
С	0.24	0.32	0.009	0.013
D	6.30	6.70	0.248	0.264
E	6.70	7.30	0.264	0.287
E1	3.30	3.70	0.130	0.146
е	2.3 BASIC		0.091 BASIC	
e1	4.6 BASIC		0.181 BASIC	
L	0.75	1.10	0.030	0.043
N	3		3	
0	0°	10°	0°	10°



APJ7N70MSI2

700V N-Channel Enhancement Mode MOSFET

Attention

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.





APJ7N70MSI2

700V N-Channel Enhancement Mode MOSFET

Edition	Date	Change
REV1.0	2023/1/15	Initial release

Copyright Attribution"APM-Microelectronice"