

Synchronous Buck PWM Controller

Features

- Fast Transient Response
 - 0~85% Duty Ratio
- www.DataSheet4U.corExcellent Output Voltage Regulation
 - 0.8V Internal Reference
 - ±1% Over Line Voltage and Temperature
 - Internal Soft-Start
 - Typical 2mS
 - Over Current Protection
 - Sense Low-side MOSFET's R_{DS(ON)}
 - Under Voltage Lockout
 - Small Converter Size
 - 250kHz Free-running Oscillator
 - 8-lead SOIC Package
 - Lead Free Available (RoHS Compliant)

Applications

- Graphic Cards
- Memory Power Supplies
- DSL or Cable MODEMs
- Set Top Boxes
- Low-Voltage Distributed Power Supplies

General Description


The APW7061 is a voltage mode, synchronous PWM controller which drives dual N-channel MOSFETs. It integrates the controls, monitoring and protection functions into a single package, which provides one controlled power outputs with under-voltage and over-current protections.

APW7061 provides excellent regulation for output load variation. An internal 0.8V temperature-compensated reference voltage is designed to meet the various low output voltage applications.

A power-on-reset (POR) circuit limits the VCC minimum opearting supply voltage to assure the controller working well. Over current protection is achieved by monitoring the voltage drop across the low side MOSFET, eliminating the need for a current sensing resistor and short circuit condition is detected through the FB pin. The over-current protection triggers the soft-start function until the fault events be removed, but Under-voltage protection will shutdown IC directly.

Pull the COMP pin below 0.4V will shutdown the controller, and both gate drive signals will be low.


Pinouts



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.




Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fullycompliant with RoHS and compatible with both SnPb and lead-free soldiering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.

Block Diagram




Copyright © ANPEC Electronics Corp. Rev. A.7 - Nov., 2005

www.anpec.com.tw



Application Circuit



Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{CC} , LGATE	VCC to GND, LGATE to GND	30	V
V _{BOOT} , UGATE	BOOT to GND, UGATE to GND	30	V
	PHASE to GND	30	V
	Operating Junction Temperature	0~150	°C
T_{STG}	Storage Temperature	-65 ~ 150	°C
T_{SDR}	T _{SDR} Soldering Temperature (10 Seconds)		°C
V_{ESD}	Minimum ESD Rating	±2	KV

Recommended Operating Conditions

Symbol	Parameter		Nom.	Max.	Unit
V _{cc}	Supply Voltage	7	12	19	V
V _{BOOT}	Boot Voltage			26	V

Thermal Characteristics

	Symbol	Parameter Value		Unit
I	$\theta_{\sf JA}$	Junction to Ambient Resistance in free air (SOP-8)	160	°C/W

Copyright © ANPEC Electronics Corp. Rev. A.7 - Nov., 2005

www.anpec.com.tw



Electrical Characteristics

Unless otherswise specified, these specifications apply over V_{CC} = 12V, V_{BOOT} = 12V and T_A = 0 ~ 70°C. Typical values are at T_A = 25°C.

Cumbal	Davamatar	Took Conditions	Δ	PW706	1	Unit
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
SUPPLY (CURRENT					
U.co l cc	VCC Nominal Supply	UGATE and LGATE Open		2		mΑ
I _{BOOT}	BOOT Nominal Supply	UGATE Open		2		mΑ
POWER-0	ON-RESET					
	Rising V∞ Threshold		7.0	7.2	7.4	V
	Falling Vcc Threshold		6.6	6.8	7.0	V
OSCILLA ⁻	TOR		·			
Fosc	Free Running Frequency	Vcc=12V	220	250	280	kHz
	Ramp Upper Threshold			3.0		V
	Ramp Lower Threshold			1.3		V
ΔV_{OSC}	Ramp Amplitude			1.7		V _{P-P}
REFEREN	ICE		•			
V_{REF}	Reference Voltage			0.80		V
	Reference Voltage Tolerance		-1		+1	%
ERROR A	MPLIFIER		•			
	DC Gain			75		dB
	UGATE Duty Range		0		85	%
	FB Input Current				0.1	uA
GATE DR	IVERS	•	•			
IUGATE	Upper Gate Source	VBOOT=12V, VUGATE=6V	650	800		mΑ
RUGATE	Upper Gate Sink	IUGATE=0.3A		4	8	Ω
ILGATE	Lower Gate Source	Vcc=12V, Vlgate=6V	550	700		mA
RLGATE	Lower Gate Sink	Ilgate=0.3A		4	8	Ω
T_D	Dead Time			30		nS
PROTECT	TION					
	FB Under Voltage Level	FB Falling		50		%
	OCSET source current			250		uA
SOFT STA	ART and SHUTDOWN					
Tss	Internal Soft-Start Interval			2		mS
	Shutdown Threshold	COMP Falling		0.4		V
	Shutdown Hysteresis			50		m۷

 ${\tt Copyright @ANPEC Electronics Corp.}$

Rev. A.7 - Nov., 2005

www.anpec.com.tw



Functional Pin Description

VCC (Pin 1)

This pin provides a supply voltage to the device, When VCC is rising above the threshold 4.2V, the device is turned on, and conversely, when VCC drops below the falling threshold, the device is turned off. A 1uF

FB (Pin 2)

FB pin is the inverting input of the error amplifier, and it receives the feedback voltage from an external resistive divider across the output (V_{OUT}) . The output voltage is determined by:

$$V_{OUT} = 0.8V \times \left(1 + \frac{R_{OUT}}{R_{GND}}\right)$$

where R_{OUT} is the resistor connected from V_{OUT} to FB, and R_{GND} is the resistor connected from FB to GND.

When the FB voltage is under 50% $V_{\rm REF}$, it will cause the under voltage protection, and shutdown the device. Remove the condition and restart the VCC voltage, will enable again the device.

GND (Pin 4)

Signal ground for the IC.

UGATE (Pin 6)

This pin provides gate drive for the high-side MOSFET.

BOOT (Pin 7)

This pin provides the supply voltage to the high side MOSFET driver. For driving logic level N-channel MOSEFT, a bootstrap circuit can be use to create a suitable driver's supply.

LGATE (Pin 8)

This pin provides the gate drive signal for the low side MOSFET.

COMP (Pin 3)

This pin is the output of the error amplifier. Add an external resistor and capacitor network to provide the loop compensation for the PWM converter (see Application Information).

Pull this pin below 0.4V will shutdown the controller, forcing the UGATE and LGATE signals to be 0V. A soft start cycle will be initiated upon the release of this pin.

PHASE (Pin 5)


A resistor ($R_{\rm OCSET}$) is connected between this pin and the drain of the low-side MOSFET will determine the over current limit. An internally generated 250uA current source will flow through this resistor, creating a voltage drop. This voltage will be compared with the voltage across the low-side MOSFET. The threshold of the over current limit is therefore given by :


$$I_{LIMIT} = \frac{250 \ \mu A \times R_{OCSET}}{R_{DS(ON)}}$$

An over current condition will cycle the soft start function until the over current condition is removed. Because of the comparator delay time, so the on time of the low-side MOSFET must be longer than 800ns to have the over current protection work.




Typical Characteristics






Time (5ms/div)

Enable (COMP is left open)




Shutdown(COMP is pulled to GND)




Time (5ms/div)



UGATE Falling




UGATE Rising




Time (50ns/div)

Under Voltage Protection




Over Current Protection


 $\label{eq:Vcc=12V,Vin=12V,Vout=2.5V,Rocset=1kW} $$ RDS(ON)=16mW, L=2.2mH, lout=15A $$$





Time (2us/div)
















LGATE Source Current vs. LGATE Voltage Vcc=12V 1.2 LGATE Source Current (A) 1 8.0 0.6 0.4 0.2 0 2 6 8 0 10 12


LGATE Voltage (V)











Application Information

Component Selection Guidelines

Output Capacitor Selection

The selection of C_{OUT} is determined by the required effective series resistance (ESR) and voltage rating rather than the actual capacitance requirement. Therefore select high performance low ESR capacitors that are intended for switching regulator applications. In some applications, multiple capacitors have to be paralled to achieve the desired ESR value. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at

least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately $I_{\text{OUT}}/2$, where I_{OUT} is the load current. During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

For high frequency decoupling, a ceramic capacitor between 0.1uF to 1uF can be connected between $\rm V_{\rm CC}$ and ground pin.

Inductor Selection

The inductance of the inductor is determined by the output voltage requirement. The larger the inductance, the lower the inductor's current ripple. This will translate



Application Information (Cont.)

Inductor Selection (Cont.)

into lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{Fs \times L} \times \frac{V_{OUT}}{V_{IN}}$$

$$\Delta V_{OUT} = I_{RIPPLE} x ESR$$

where Fs is the switching frequency of the regulator.

There is a tradeoff exists between the inductor's ripple current and the regulator load transient response time A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current and vice versa. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current.

Once the inductance value has been chosen, select an inductor that is capable of carrying the required peak current without going into saturation. In some type of inductors, especially core that is make of ferrite, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

Compensation

The output LC filter introduces a double pole, which contributes with –40dB/decade gain slope and 180 degrees phase shift in the control loop. A compensation network between COMP pin and ground should be added. The simplest loop compensation network is shown in Figure. 4.

The output LC filter consists of the output inductor and output capacitors. The transfer function of the LC filter is given by:

$$GAINLC = \frac{1 + s \times ESR \times Cout}{s^2 \times L \times Cout + s \times ESR + 1}$$

The poles and zero of this transfer function are:

Fig =
$$\frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$

The F_{LC} is the double poles of the LC filter, and F_{ESR} is the zero introduced by the ESR of the output capacitor.




Figure 1. The Output LC Filter




Figure 2. The Output LC Filter Gain & Frequency

The PWM modulator is shown in Figure. 3. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given by:

$$GAIN_{PWM} = \frac{V_{IN}}{\Delta V_{OSC}}$$



Application Information (Cont.)

Compensation (Cont.)




Figure 3. The PWM Modulator

The compensation circuit is shown in Figure 4. R3 and C1 introduce a zero and C2 introduces a pole to reduce the switching noise. The transfer function of error amplifier is given by:

$$GAIN_{AMP} = gm \times Zo = gm \times \left[\left(R3 + \frac{1}{sC1} \right) / \frac{1}{sC2} \right]$$

$$= gm \times \frac{\left(s + \frac{1}{R3 \times C1} \right)}{s \times \left(s + \frac{C1 + C2}{R3 \times C1 \times C2} \right) \times C2}$$

The poles and zero of the compensation network are:

Fz =
$$\frac{1}{2 \times \pi \times R3 \times C1}$$

Vout

R1

Error

Amplifier

FB

VREF

COMP

R3

C1

C2

Figure 4. Compensation Network

The closed loop gain of the converter can be written

GAINLC X GAINPWM X
$$\frac{R2}{R1+R2}$$
 X GAINAMP

Figure 5 shows the converter gain and the following guidelines will help to design the compensation

1. Select the desired zero crossover frequency Fo:

$$(1/5 \sim 1/10) x Fs > Fo > Fz$$

Use the following equation to calculate R3:

$$R3 = \frac{\Delta V_{\text{OSC}}}{V_{\text{IN}}} \times \frac{F_{\text{ESR}}}{F_{\text{IC}}^2} \times \frac{R1 + R2}{R2} \times \frac{F_0}{gm}$$

Where:

$$gm = 900uA/V$$

2. Place the zero Fz before the LC filter double poles FLC:

$$Fz = 0.75 \times FLC$$

Calculate the C1 by the equation:

$$C1 = \frac{1}{2 \times \pi \times R1 \times 0.75 \times F_{LC}}$$

3. Set the pole at the half the switching frequency: $F_P = 0.5 \times F_S$

Calculate the C2 by the equation:

$$C2 = \frac{C1}{\pi \times R3 \times C1 \times Fs - 1}$$




Figure 5. Converter Gain & Frequency



Application Information (Cont.)

MOSFET Selection

The selection of the N-channel power MOSFETs are determined by the $R_{DS(ON)}$, reverse transfer capacitance (C_{RSS}) and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following :

$$P_{UPPER} = I_{out_{2}}(1 + TC)(R_{DS(ON)})D + (0.5)(I_{out})(V_{IN})(t_{sw})F_{S}$$

$$P_{LOWER} = I_{out} (1+ TC)(R_{DS(ON)})(1-D)$$

where I_{OUT} is the load current

TC is the temperature dependency of $R_{\rm DS(ON)}$ $F_{\rm s}$ is the switching frequency

 $t_{\rm sw}$ is the switching interval

D is the duty cycle

Note that both MOSFETs have conduction losses while the upper MOSFET include an additional transition loss. The switching internal, $t_{\rm sw}$, is a function of the reverse transfer capacitance $C_{\rm RSS}$. Figure 6 illustrates the switching waveform internal of the MOSFET.

The (1+TC) term is to factor in the temperature dependency of the $R_{\rm DS(ON)}$ and can be extracted from the " $R_{\rm DS(ON)}$ vs Temperature" curve of the power MOSFET.

Layout Considerations

In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedances should be minimized by using short, wide printed circuit traces. Signal and power grounds are to be kept separate and finally combined using ground plane construction or single point grounding. Figure 8 illustrates the layout, with bold lines indicating high current paths. Components along the bold lines should be placed close together. Below is a checklist for your layout:

- Keep the switching nodes (UGATE, LGATE and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore keep traces to these nodes as short as possible.
- The ground return of C_{IN} must return to the combine C_{OLIT} (-) terminal.
- Capacitor C_{BOOT} should be connected as close to the BOOT and PHASE pins as possible.




Figure 6. Switching waveform across MOSFET





Figure 7. Recommended Layout Diagram



Package Information

SOP-8 pin (Reference JEDEC Registration MS-012)

ww DataSheet4II co




Dim	Millim	neters	Incl	nes
Dilli	Min.	Max.	Min.	Max.
Α	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	4.80	5.00	0.189	0.197
Е	3.80	4.00	0.150	0.157
Н	5.80	6.20	0.228	0.244
L	0.40	1.27	0.016	0.050
e1	0.33	0.51	0.013	0.020
e2	1.27BSC		0.50BSC	
ф 1	8°		8	0



Physical Specifications

Terminal Material	Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb), 100%Sn
Lead Solderability	Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.

Reflow Condition (IR/Convection or VPR Reflow)



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T _L to T _P)	3°C/second max.	3°C/second max.
Preheat - Temperature Min (Tsmin) - Temperature Max (Tsmax) - Time (min to max) (ts)	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
Time maintained above: - Temperature (T _L) - Time (t _L)	183°C 60-150 seconds	217°C 60-150 seconds
Peak/Classificatioon Temperature (Tp)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Notes: All temperatures refer to topside of the package .Measured on the body surface.



Classification Reflow Profiles(Cont.)

Table 1. SnPb Entectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ ³ 350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process - Package Classification Reflow Temperatures


Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

^{*}Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C,5 SEC
HOLT	MIL-STD 883D-1005.7	1000 Hrs Bias @ 125°C
PCT	JESD-22-B, A102	168 Hrs, 100% RH, 121°C
TST	MIL-STD 883D-1011.9	-65°C ~ 150°C, 200 Cycles

Carrier Tape & Reel Dimensions





Reel Dimensions

Application	Α	В	С	J	T1	T2	W	Р	E
	330 ± 1	62 +1.5	12.75+ 0.15	2 ± 0.5	12.4 ± 0.2	2 ± 0.2	12± 0. 3	8± 0.1	1.75 [±] 0.1
SOP- 8	F	D	D1	Po	P1	Ao	Во	Ko	t
	5.5± 1	1.55 +0.1	1.55+ 0.25	4.0 ± 0.1	2.0 ± 0.1	6.4 ± 0.1	5.2± 0. 1	2.1± 0.1	0.3±0.013

w DataSheet411 com

Cover Tape Dimensions

Application	Carrier Width	Cover Tape Width	Devices Per Reel
SOP-8	12	9.3	2500

Customer Service

Anpec Electronics Corp.

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000

Fax: 886-3-5642050

Taipei Branch:

7F, No. 137, Lane 235, Pac Chiao Rd., Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.

Tel: 886-2-89191368 Fax: 886-2-89191369