

Synchronous Buck PWM Controller

Features

- Simple Single-Loop Control Design
 - Voltage-Mode PWM Control
- Fast Transient Response
 - Full 0-100% Duty Ratio
- Excellent Output Voltage Regulation
 - 0.8V Internal Reference
 - ± 1% Over Line Voltage and Temperature
- Over Current Fault Monitor
 - Uses Upper MOSFETs R_{DS (ON)}
- Converter Can Source and Sink Current
- Small Converter Size
 - 200kHz Free-Running Oscillator
 - Programmable from 70kHz to 800kHz
- 14-Lead SOIC Package
- Lead Free Available (RoHS Compliant)

Applications

- Graphic Cards
- DDR Memory Power Supply
- DDR Memory Termination Voltage
- Low-Voltage Distributed Power Supplies

General Description


The APW7062B is a voltage mode, synchronous PWM controller which drives dual N-Channel MOSFETs. It integrates the control, monitoring and protection functions into a single package, provides one controlled power outputs with under-voltage and over-current protection.

APW7062B provide excellent regulation for output load variation. An internal 0.8V temperature-compensated reference voltage is designed to meet the requirement of low output voltage applications. It includes a 200kHz free-running triangle-wave oscillator that is adjustable from 70kHz to 800kHz.

The power-on-reset (POR) circuit monitors the VCC, EN, OCSET input voltage to start-up or shutdown the IC. The over-current protection (OCP) monitors the output current by using the voltage drop across the upper MOSFET's $R_{\rm DS(ON)}$, eliminating the need for a current sensing resistor. The under-voltage protection (UVP) monitors the voltage of FB pin for short-circuit protection.

The over-current protection trip cycle the soft-start function until the fault events be removed. Under-voltage protection will shutdown the IC directly.


Pinouts



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.




Ordering and Marking Information




Notes: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte in plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.

Block Diagram





Application Cicuit



Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
Vcc	VCC to GND	30	V
Vвоот	BOOT to GND	30	V
VPHASE	PHASE to GND	30	V
	Operating Junction Temperature	0~150	°C
Тѕтс	Storage Temperature	-65 ~ 150	°C
Tsdr	Soldering Temperature (10 Seconds)	300	°C
VESD	Minimum ESD Rating	±2	KV



Electrical Characteristics

			APW7062B			Unit	
Symbol	Parameter	Test Conditions	Min	Тур	Max	Oiiit	
Vcc SUPP	LY CURRENT						
Icc	Nominal Supply	EN=Vcc; UGATE and LGATE Open		2		mA	
	Shutdown Supply	EN=0V		250	350	μΑ	
POWER-0	ON-RESET						
om	Rising Vcc Threshold	Vocset=4.5Vdc			10.4	V	
	Falling Vcc Threshold	Vocset=4.5Vdc	8.8			V	
	Enable-Input Threshold Voltage	Vocset=4.5Vdc	0.8		2.0	V	
	Rising Vocset Threshold			1.27		V	
OSCILLA [*]	TOR						
	Free Running Frequency	R _T =OPEN, V _{CC} =12	170	200	230	kHz	
	Total Variation	6 K Ω < RT to GND < 200 K Ω	-15		+15	%	
∆Vosc	Ramp Amplitude	R _T =OPEN		1.9		V _{P-P}	
REFEREN	NCE VOLTAGE ACCURANCY						
ΔV ref	Reference Voltage Tolerance		-1		+1	%	
VREF	PWM Error Amplifier			0.80		V	
GATE DR	IVERS						
IUGATE	Upper Gate Source	VBOOT=12V, VUGATE=6V	650	800		mA	
RUGATE	Upper Gate Sink	ILGATE=0.3A		4	7	Ω	
ILGATE	Lower Gate Source	Pvcc=12V, VLGATE=6V	550	700		mA	
RLGATE	Lower Gate Sink	ILGATE=0.3A		4	7	Ω	
T□	Dead Time	Vout=2.5V, Iout=1A, Rt=OPEN		50		ns	
PROTECT	TION						
	FB Under Voltage			50		%	
locset	OCSET Current Source	Vocset=4.5Vdc	170	200	230	μΑ	
Iss	Soft-Start Current		8	10	12	μΑ	

ww.DataSheet4l



Functional Pin Description

RT (Pin1)

This pin can adjust the switching frequency. Connect a resistor from RT to GND for increasing the switching frequency:

$$F_S = 200kHz + \frac{4.15 \times 10^6}{RT}$$
(RT to GND, $F_S = 200kHz$ to 400kHz)

Conversely, connect a resistor from RT to Vcc for decreasing the switching frequency:

$$F_S = 200 \text{kHz} - \frac{3.51 \times 10^7}{\text{RT}}$$

(RT to Vcc, $F_S = 200 \text{kHz}$ to 75kHz)

OCSET (Pin2)

This pin serves two functions: a shutdown control and the setting of over current limit threshold. Pulling this pin below 1.27V will shutdown the controller, forcing the UGATE and LGATE signals to be at 0V.

A resistor (Rocset) connected between this pin and the drain of the high side MOSFET will determine the over current limit. An internal 200uA current source will flow through this resistor, creating a voltage drop, which will be compared with the voltage across the high side MOSFET. The threshold of the over current limit is therefore given by:

$$I_{PEAK} = \frac{I_{OCSET}(200uA) \times R_{OCSET}}{R_{DS(ON)}}$$

To avoid noise interference from switching transient, a delay time is designed in the OCP comparator.

The over current protection is active only when the high side MOSFET is turned on longer than 300ns.

SS (Pin3)

Connect a capacitor from the pin to GND to set the soft-start interval of the converter. An internal 10uA current source charges this capacitor to 5.8V. The SS voltage clamps the error amplifier output, and Figure1 shows the soft-start interval. At t₁, the SS voltage reaches the valley of the oscillator's triangle wave. The PWM comparator starts to generate a PWM signal to control logic, and the output is rising rapidly. Until the output is in regulation at t₂, the clamp on the COMP is released. This method provides a rapid and controlled output voltage rise.

When over current protection occurs, the VOUT is shutdown, and re-soft-start again, if the over current condition still exists in soft-start, the VOUT is shutdowned again, after the SS reaches 4.5V, the SS is discharged to zero. The soft-start is recurring until the over current condition is eliminated.




FIGURE1. SOFT-START INTERVAL

$$\begin{aligned} t_2 &= \frac{C_{SS}}{I_{SS}} \times (V_{OSC(MIN)} \!\!+\! t_1) \\ t_{SoftStart} &= t_3 - t_2 = \! \frac{C_{SS}}{I_{SS}} \! \times \! \frac{V_{OUT\,SteadyState}}{V_{IN}} \! \times \! \Delta V_{OSC} \end{aligned}$$



Functional Pin Description (Cont.)

Where:

t₁=1.2V

Css = Soft Start Capacitor

Iss = Soft Start Current = 10μ A

Vosc(MIN) = Bottom of Oscillator = 1.35V

V_{IN} = Input Voltage

www.DataSheet4U.cd\Vosc = Peak to Peak Oscillator Voltage = 1.9V

ΔVouτSteadyState = Steady State Output Voltage

COMP (Pin4)

This pin is the output of the error amplifier. Add an external resistor and capacitor network to provide the loop compensation for the PWM converter (see Application Information).

FB (Pin5)

FB pin is the inverter input of the error amplifier. and it receives the feedback voltage from an external resis-

tive divider across the output (Vout). The output voltage is determined by:

$$V_{OUT} = 0.8V \times \left(1 + \frac{R_{OUT}}{R_{GND}}\right)$$

where Rout is the resistor connected from Vout to FB and Rend is the resistor connected from FB to GND.

If the FB voltage is under 50% V_{REF}, because of the short circuit or other influence, it will cause the under voltage protection, and the device is shutdowned. Remove the error condition and restart the VCC voltage or pull the EN from low to high once, the device can be enabled again.

EN (Pin6)

Pull the pin higher than 2V to enable the device, and pull the pin lower than 0.8V to shutdown the device. In shutdown, the SS is discharged and the UGATE and

LGATE pins are held low. The EN pin is the opencollector, it will not be floating.

GND (Pin7)

Signal ground for the IC.

PHASE (Pin8)

This pin is connected to the source of the high-side MOSFET and is used to monitor the voltage drop across the high-side MOSFET for over-current protection.

UGATE (Pin9)

Connect the pin to external MOSFET, and provides the gate drive for the upper MOSFET.

BOOT (Pin 10)

This pin provides the supply voltage to the high side MOSFET driver. For driving logic level N-channel MOSEFT, a bootstrap circuit can be used to create a suitable driver's supply.

PGND (Pin11)

Power ground for the gate diver. Connect the lower MOSFET source to this pin.

LGATE (Pin 12)

Connect the pin to external MOSFET, and provides the gate drive signal for the lower MOSFET.

PVCC (Pin13)

This pin provides a supply voltage for the lower gate drive, connect it to VCC pin in common use.

VCC (Pin14)

This pin provides a supply voltage for the device, when VCC is above the rising threshold 10.4V, the device is turned on, conversely, VCC is below the falling threshold, the device is turned off.




Typical Characteristics


Power Up

Vcc=12V, Vin=12V Vout=2.5V, L=2.2uH Vcc(5V/div) SS(2V/div) Vout(1V/div) ± Time(10ms/div)


Power Down



Enable (EN = Vcc)



Shutdown (EN=GND)




Time(2ms/div)




Typical Characteristics (Cont.)


Load Transient Response



Under Voltage Protection




UGATE Rising



Time(50ns/div)

UGATE Falling




Time(50ns/div)




Typical Characteristics (Cont.)


UGATE Source Current vs. UGATE Voltage




UGATE Sink Current vs. UGATE Voltage



LGATE Source Current vs. LGATE Voltage



LGATE Sink Current vs. LGATE Voltage







Typical Characteristics (Cont.)

Over Current Protection

Vcc=12V, Vin=12V, Vout=2.5V, Rocest=1K Ω , Rt=Open, Rds(on)=14m Ω , Iout=16.3A, L=2.2uH, Lout=16.3A




RT Resistance vs. Switching Frequency




Switching Frequency (kHz)

Reference Voltage vs. Junction Temperature



Switching Frequency vs. Junction Temperature





Application Information

Component Selection Guidelines

Output Capacitor Selection

The selection of C_{OUT} is determined by the required effective series resistance (ESR) and voltage rating rather than the actual capacitance requirement. Therefore select high performance low ESR capacitors that are intended for switching regulator applications. In some applications, multiple capacitors have to be paralled to achieve the desired ESR value. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately $I_{\rm OUT}/2$, where $I_{\rm OUT}$ is the load current. During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

For high frequency decoupling, a ceramic capacitor between 0.1uF to 1uF can be connected between $V_{\rm cc}$ and ground pin.

Inductor Selection

The inductance of the inductor is determined by the output voltage requirement. The larger the inductance, the lower the inductor's current ripple. This will translate into lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{Fs \times L} \times \frac{V_{OUT}}{V_{IN}}$$

$$\Delta V_{OUT} = I_{RIPPLE} \times ESR$$

where Fs is the switching frequency of the regulator.

There is a tradeoff exists between the inductor's ripple current and the regulator load transient response time A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current and vice versa. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current.

Once the inductance value has been chosen, select an inductor that is capable of carrying the required peak current without going into saturation. In some type of inductors, especially core that is make of ferrite, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

Compensation

The output LC filter introduces a double pole, which contributes with –40dB/decade gain slope and 180 degrees phase shift in the control loop. A compensation network between COMP pin and ground should be added. The simplest loop compensation network is shown in Fig. 4.

The output LC filter consists of the output inductor and output capacitors. The transfer function of the LC filter is given by:

$$GAIN_{LC} = \frac{1 + s \times ESR \times C_{OUT}}{s^2 \times L \times C_{OUT} + s \times ESR + 1}$$



Application Information (Cont.)

Compensation (Cont.)

The poles and zero of this transfer function are:

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$

The FLC is the double poles of the LC filter, and FESR is the zero introduced by the ESR of the output capacitor.




Figure 1. The Output LC Filter




Figure 2. The Output LC Filter Gain & Frequency

The PWM modulator is shown in Figure. 3. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given by:




Figure 3. The PWM Modulator

The compensation circuit is shown in Figure 4. R3 and C1 introduce a zero and C2 introduces a pole to reduce the switching noise. The transfer function of error amplifier is given by:

GAIN_{AMP} = gm×Zo = gm×
$$\left[\left(R3 + \frac{1}{sC1} \right) / \frac{1}{sC2} \right]$$

= $gm \times \frac{\left(R3sC1 + 1 \right)}{s \times \left(s + \frac{C1 + C2}{R3 \times C1 \times C2} \right)}$

The poles and zero of the compensation network are:

$$F_{P} = \frac{1}{2 \times \pi \times R3 \times \frac{C1 \times C2}{C1 + C2}}$$

$$F_{Z} = \frac{1}{2 \times \pi \times R3 \times C1}$$



Application Information (Cont.)

Compensation (Cont.)




Figure 4. Compensation Network

The closed loop gain of the converter can be written as:

GAINLC x GAINPWM x
$$\frac{R2}{R1+R2}$$
 x GAINAMP

Figure 5 shows the converter gain and the following guidelines will help to design the compensation network.

1.Select the desired zero crossover frequency Fo:

$$(1/5 \sim 1/10) x Fs > Fo > Fz$$

Use the following equation to calculate R3:

$$R3 = \frac{\Delta V_{OSC}}{V_{IN}} \times \frac{F_{ESR}}{F_{LC}^2} \times \frac{R1 + R2}{R2} \times \frac{F_O}{gm}$$

Where:

gm=900uA/V

2.Place the zero Fz before the LC filter double poles FLC:

 $F_z = 0.75 \text{ x } F_{LC}$

Calculate the C1 by the equation:

$$C1 = \frac{10}{2 \times \pi \times R1 \times FLC}$$

3. Set the pole at the half the switching frequency: $F_P = 0.5xF_S$

Calculate the C2 by the equation:

$$C2 = \frac{C1}{\pi \times R3 \times C1 \times Fs - 1}$$




Figure 5. Converter Gain & Frequency

MOSFET Selection

The selection of the N-channel power MOSFETs are determined by the $R_{\scriptscriptstyle DS(ON)}$, reverse transfer capacitance $(C_{\scriptscriptstyle RSS})$ and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following :

$$P_{UPPER} = I_{out}^{2} (1 + TC)(R_{DS(ON)})D + (0.5)(I_{out})(V_{IN})(t_{sw})F_{S}$$

$$P_{LOWER} = I_{out}^{2}(1+TC)(R_{DS(ON)})(1-D)$$

where I_{OUT} is the load current

TC is the temperature dependency of R_{DS(ON)}

F_s is the switching frequency

t_{sw} is the switching interval

D is the duty cycle



Application Information (Cont.)

Note that both MOSFETs have conduction losses while the upper MOSFET include an additional transition loss. The switching internal, $t_{\rm sw}$, is a function of the reverse transfer capacitance $C_{\rm RSS}$. Figure 3 illustrates the switching waveform internal of the MOSFET.

The (1+TC) term is to factor in the temperature dependency of the $R_{DS(ON)}$ and can be extracted from the " $R_{DS(ON)}$ vs Temperature" curve of the power MOSFET.

Layout Considerations

In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedances should be minimized by using short, wide printed circuit traces. Signal and power grounds are to be kept separate and finally combined using ground plane construction or

single point grounding. Figure 4 illustrates the layout, with bold lines indicating high current paths. Components along the bold lines should be placed close together. Below is a checklist for your layout:

- Keep the switching nodes (UGATE, LGATE and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. There fore keep traces to these nodes as short as possible.
- The ground return of C_{IN} must return to the combine C_{OUT} (-) terminal.
- Capacitor C_{BOOT} should be connected as close to the BOOT and PHASE pins as possible.




Figure 3. Switching waveform across MOSFET




Figure 4. Recommended Layout Diagram

Copyright © ANPEC Electronics Corp. Rev. A.3 - Mar., 2005


14



Package Information

SOP - 14 (150mil)

www.DataSheet/III.com




Dim	Millim	neters	Inches		
	Min.	Max.	Min.	Max.	
Α	1.477	1.732	0.058	0.068	
A1	0.102	0.255	0.004	0.010	
В	0.331	0.509	0.013	0.020	
С	0.191	0.2496	0.0075	0.0098	
D	8.558	8.762	0.336	0.344	
E	3.82	3.999	0.150	0.157	
е	1.274		0.0	50	
Н	5.808	6.215	0.228	0.244	
L	0.382	1.274	0.015	0.050	
θ°	0°	8°	0°	8°	



Physical Specifications

Terminal Material	Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb
Lead Solderability	Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.
Packaging	2500 devices per reel

Reflow Condition (IR/Convection or VPR Reflow)



Classificatin Reflow Profiles

Sn-Pb Eutectic Assembly	Pb-Free Assembly
3°C/second max.	3°C/second max.
100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
183°C 60-150 seconds	217°C 60-150 seconds
See table 1	See table 2
10-30 seconds	20-40 seconds
6°C/second max.	6°C/second max.
6 minutes max.	8 minutes max.
	3°C/second max. 100°C 150°C 60-120 seconds 183°C 60-150 seconds See table 1 10-30 seconds 6°C/second max.

Notes: All temperatures refer to topside of the package . Measured on the body surface.



Classificatin Reflow Profiles(Cont.)

Table 1. SnPb Entectic Process - Package Peak Reflow Temperatures

Package Thickness	Volume mm³ <350	Volume mm³ ≥350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures


Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

^{*}Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C, 5 SEC
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @125°C
PCT	JESD-22-B,A102	168 Hrs, 100%RH, 121°C
TST	MIL-STD-883D-1011.9	-65°C~150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	10ms, 1 _{tr} > 100mA


Carrier Tape & Reel Dimension



www.DataSheet4U.d



Carrier Tape & Reel Dimension



ww.DataSheet4U.com

Application	Α	В	С	J	T1	T2	W	Р	E
000.44	330REF	100REF	13.0 + 0.5 - 0.2	2 ± 0.5	16.5REF	2.5 ± 025	16.0 ± 0.3	8	1.75
SOP-14 (150mil)	F	D	D1	Po	P1	Ao	Ko	t	
(1301111)	7.5	φ0.50 + 0.1	φ1.50 (MIN)	4.0	2.0	6.5	2.10	0.3±0.05	

(mm)

Cover Tape Dimensions

Application	Carrier Width	Cover Tape Width	Devices Per Reel
SOP- 14	24	21.3	2500

Customer Service

Anpec Electronics Corp.

Head Office:

5F, No. 2 Li-Hsin Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000

Fax: 886-3-5642050

Taipei Branch:

7F, No. 137, Lane 235, Pac Chiao Rd.,

Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.

Tel: 886-2-89191368 Fax: 886-2-89191369