

Features

- Provide Synchronous Rectified Buck PWM Controllers for VDDQ and VMCH
- Integrated Power FETs with VTT Regulator Source/Sink up to 2.0A
- Drive Low Cost N-Channel Power MOSFETs
- Internal 0.8V Reference Voltage for Adjustable VDDQ and VMCH
- Thermal Shutdown
- VTT Tracks at Half the Reference Voltage
- Fixed Switching Frequency of 250kHz for VDDQ and VMCH
- Over Current Protection and Under Voltage Protection for VDDQ and VMCH
- Fully Complies with ACPI Power Sequencing Specifications
- 180 degrees Phase Shift between VDDQ and VMCH
- Power Okay Function for VDDQ and VMCH
- Fast Transient Response
 - Maximum Duty Cycle 90%
 - High-Bandwidth Error Amplifier
- Simple single-Loop Control Design
 - Voltage Mode PWM Control
 - External Compensation
- External Soft-Start for VDDQ and VMCH
- Shutdown Function for VDDQ/VTT and VMCH
- Thermally Enhanced TSSOP-24 Package
- Lead Free Available (RoHS Compliant)

Applications

- DDR Memory and MCH Power Supply


General Description

The APW7116 integrates Dual PWM buck controllers and an internal linear regulator for DDR memory and MCH power solution. The two synchronous PWM buck controllers drive four N-channel MOSFETs for DDR memory supply voltage (VDDQ) and MCH regulator. The internal regulator is designed to track at the half of the reference voltage with sourcing and sinking current for DDR memory termination regulator (VTT).

The APW7116 uses the latched BUF_Cut signal and the POR of the BOOT to comply with ACPI power sequencing specifications. The two PWM regulators also provide POK signals to indicate the regulators are good. The device also has the phase shift function between the two PWM controllers. The protection functions of the two PWM controllers include over current protection, under voltage protection and external soft-start function. The VTT regulator provides 2A sinking and sourcing current limit function and also has thermal shutdown protection.


The TSSOP-24-P package with a copper pad provides excellent thermal impedance is available.

Pinout




TSSOP-24-P
TOP VIEW

Ordering and Marking Information

<p>APW7116 □□-□□□</p>  <p>Lead Free Code Handling Code Temp. Range Package Code</p>	<p>Package Code R : TSSOP-24-P Operating Ambient Temp. Range E : - 20 to 70 °C Handling Code TU : Tube TR : Tape & Reel TY : Tray Lead Free Device L : Lead Free Device Blank : Original Device</p>
<p>APW7116 R : </p>	<p>XXXXX - Date Code</p>

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.

Block Diagram



Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V_{CC}	VCC to AGND	-0.3 to 6	V
V_{BOOT}	BOOT to AGND	-0.3 to 14	V
UGate Drive	UGATE1, UGATE2 to GND DC Voltage <100ns pulse width	-0.3 to $V_{BOOT}+0.3$ -4 to $V_{BOOT}+2$	V
LGate Drive	LGATE1, LGATE2 to GND DC Voltage <100ns pulse width	-0.3 to $V_{CC}+0.3$ -4 to $V_{CC}+2$	V
PHASE	PHASE1, PHASE2 to GND DC Voltage <100ns pulse width	-0.3 to 14 -4 to 16	
V_{IO}	Input/Output Pins to AGND Pins 1-3, 5-6, 8-14, 18-19, 24	-0.3 to 14	V
I_{VTT}	VTT Output Current	+/-2A	A
GND	GND, VTTGND to AGND	-0.3 to +0.3	V
T_J	Maximum Junction Temperature	+150	°C
T_{STG}	Storage Temperature Range	-65 to +150	°C
T_L	Lead Temperature (Soldering, 10sec)	260	°C
V_{ESD}	ESD Rating (VHBM)	2	KV

Note: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
V_{CC}	VCC to AGND	4.5	5	5.5	V
V_{BOOT}	BOOT to AGND	10.8	12	13.2	V
V_{IN}	Power Input Voltage of PWM Controllers to AGND	2.97	5	5.5	V
V_{DDQ}	VDDQ to AGND	0.8		2.5	V
V_{MCH}	VMCH to AGND	0.8		1.5	V
V_{REFSEN}	V_{REFSEN} to AGND	1.8		2.5	V
I_{VTT}	VTT Output Current	-1.8		1.8	A
T_J	Operating Junction Temperature	-20		125	°C
T_A	Operating Ambient Temperature	-20		70	°C

Electrical Characteristics

Operating Conditions: $V_{CC}=5V$, $BOOT=12V$, $T_A = -20^{\circ}C$ to $70^{\circ}C$, unless Otherwise Specified.

Symbol	Parameter	Test Conditions	APW7116			Unit
			Min	Typ	Max	
SUPPLY CURRENT						
I_{VCC}	VCC supply Current (S0 Mode)	S0 Mode, UGATEs, LGATEs open		5	10	mA
	VCC supply Current (S3 Mode)	S3 Mode, UGATEs, LGATEs open		2.5	5	mA
	VCC supply Current (S5 Mode)	S5 Mode, UGATEs, LGATEs open		0.5	1.0	mA
I_{BOOT}	BOOT supply Current (S0 Mode)	S0 Mode, UGATEs, LGATEs are switching		1.5	5	mA
	BOOT supply Current (S3 Mode)	S3 Mode, UGATEs, LGATEs are switching		1	5	mA
POWER-ON RESET THRESHOLD						
V_{CC}	VCC Power-On Reset Threshold	VCC Rising	4.0	4.2	4.4	V
		VCC Falling	3.8	3.9	4.0	V
V_{BOOT}	BOOT Power-On Reset Threshold	VBOOT Rising	10.0	10.2	10.4	V
		VBOOT Falling	9.1	9.3	9.5	V
THERMAL SHUTDOWN						
T_{SD}	Thermal Shutdown	(Note1)		150		$^{\circ}C$
T_{SDHYS}	Thermal Shutdown Hysteresis	(Note1)		50		$^{\circ}C$
OSCILLATOR (PWM1 and PWM2)						
F_{OSC}	Oscillator Frequency		225	250	275	kHz
ΔV_{OSC}	Oscillator Ramp Amplitude	(Note1)		1.9		V
Duty	Duty Cycle Range (Note1)		0		90	%
REFERENCE VOLTAGE						
V_{REF1}	Reference Voltage			0.8		V
	Reference Voltage Accuracy		-1.0		+1.0	%
	Load Regulation	$I_{VDDQ} = 0$ to $10A$		0.2		%
V_{REF2}	Reference Voltage			0.8		V
	Reference Voltage Accuracy		-1.0		+1.0	%
	Load Regulation	$I_{GMCH} = 0$ to $5A$		0.2		%

Electrical Characteristics (Cont.)

Operating Conditions: $V_{CC}=5V$, $BOOT=12V$, $T_A = -20^{\circ}C$ to $70^{\circ}C$, unless Otherwise Specified.


Symbol	Parameter	Test Conditions	APW7116			Unit
			Min	Typ	Max	
POWER OKAY (POK1 and POK2)						
V_{POKLT}	Low Threshold	FB Falls % of V_{REF}	83			%
V_{POKHT}	High Threshold	FB Reaches % of V_{REF}			90	%
I_{LKG}	Leakage Current	$V_{POK} = 5V$			1	μA
V_{POKOL}	POK Low Voltage	$I_{POK} = 2mA$		0.16	0.3	V
ERROR AMPLIFIER (PWM1 and PWM2)						
	Open Loop Gain(Note1)	$R_L=10k\Omega$ to GND		75		dB
	Open Loop Bandwidth (Note1)	$R_L=10k\Omega$ to GND, $C_L=100pF$		12		MHz
	Slew Rate (Note1)	$R_L=10k\Omega$ to GND, $C_L=100pF$		8		V/us
	Output High Source Current	COMP = 2.5V		40		mA
	Output Low Sink Current	COMP = 2.5V		40		mA
PROTECTION and MONITOR (PWM1 and PWM2)						
I_{OCSET}	PHASE Source Current		90	110	130	μA
V_{OCP}	OCP Reference Voltage		0.17	0.2	0.23	V
	FB Under Voltage Level	Output Falls % of V_{REF}	55	60	65	%
I_{SS}	Soft-Start Charge Current		8	11	14	μA
	SS/EN Shutdown Threshold				0.2	V
VTT REGULATOR						
VTT	VTT Output Voltage	$I_{OUT} = -10mA$ to $10mA$ $V_{REFSEN} = 2.5V$	-20		20	mV
		$I_{OUT} = -10mA$ to $10mA$ $V_{REFSEN} = 1.8V$	-13		-13	mV
	Load Regulation	$I_{OUT} = -2A$ to $2A$	-1		1	%
	Line Regulation	$VDDQ = 1.8V$ to $2.5V$			0.2	%
R_{REFSEN}	REFSEN Input Resistance	(Note1)		50		$k\Omega$
	VTTFB Hysteresis (Note1)	% of REFSEN		0.1		%
ILIM/VTT	VTT Source Current Limit		2	2.5	3	A
	VTT Sink Current Limit		2	2.5	3	A
$R_{DS(ON)}$	Internal Power FETs $R_{DS(ON)}$			0.3	0.4	Ω
	Internal Soft-Start Interval	(Note1)		0.5		ms

Electrical Characteristics (Cont.)

Symbol	Parameter	Test Conditions	APW7116			Unit
			Min	Typ	Max	
BUF_CUT CONTROL						
V _{BUF_CUTH}	BUF_CUT Input Logic High		2.0			V
V _{BUF_CUTL}	BUF_CUT Input Logic Low				0.8	V
I _{BUF_CUT}	BUF_CUT Input Current		1	3	5	uA
Gate Drivers						
	UGATE1 Source	BOOT=12V, UGATE1=2V	1	1.5		A
	UGATE1 Sink	VCC=5V, UGATE1=2V		1.2	1.8	Ω
	LGATE1 Source	BOOT=12V, LGATE1=2V	1.7	2.5		A
	LGATE1 Sink	VCC=5V, LGATE1=2V		0.45	0.675	Ω
	UGATE2 Source	BOOT=12V, UGATE2=2V	0.7	1		A
	UGATE2 Sink	VCC=5V, UGATE2=2V		2.3	3.45	Ω
	LGATE2 Source	BOOT=12V, LGATE2=2V	1.3	1.9		A
	LGATE2 Sink	VCC=5V, LGATE2=2V		0.6	0.9	Ω
	Dead Time (Note1)			20		ns

Note1: Guaranteed by design, not tested in production.

Typical Application Circuit



Pin Descriptions

COMP1 (Pin1), COMP2 (Pin19)

These pins are the output of error amplifiers of their respective regulators. They are used to set the compensation components.

FB1 (Pin2), FB2 (Pin10)

These pins are the inverting input of the error amplifiers of their respective regulators. They are used to set the output voltage and the compensation components. If the FB voltage is under 60% of reference voltage, because of the short circuit or other influence, it will cause the under voltage protection, and turn off all regulators. Remove the error condition and restart the VCC voltage, the device will enable again.

SS1 (Pin3), SS2 (Pin11)

Connect a capacitor to GND for setting the soft-start time. Use an open drain logic signal to pull the SS/EN pin low to disable the respective output, leave open to enable the respective output.

VTTGND (Pin4)

VTT return. Connect to copper plane carrying VTT return current. The trace connecting to this pin must be able to carry 2A.

VTT (Pin5)

VTT regulator output.

VDDQ (Pin6)

Power input for VTT regulator.

AGND (Pin7)

Analog ground. Compensation Components and the Soft-Start capacitors connect to this ground.

VTTFB (Pin8)

VTT regulation pin for closed loop regulation.

REFSEN (Pin9)

Reference voltage input of VTT regulator. VTT will be

regulated to 1/2 of this voltage. Connect to point of load.

POK1 (Pin13), POK2 (Pin12)

These pins are open-drain pull-down devices. When respective FB falls 83% of reference voltage, the output is pulled low. When respective FB reaches 90% reference voltage, the output is pulled high, for power is okay.

PHASE1 (Pin24), PHASE (Pin14)

A resistor (ROCSET) is connected between this pin and the drain of the low-side MOSFET will determine the over current limit of PWM conveter.

GND (Pin15)

This pin is the power ground pin for the gate drivers.

UGATE1 (Pin22), UGATE2 (Pin17)

These pins provide the gate drivers for the upper MOSFETs of VDDQ and VMCH.

LGATE (Pin23), LGATE (Pin16)

These pins provide the gate drivers for the lower MOSFETs of VDDQ and VMCH.

BUF_CUT (Pin18)

Active high control signal to activate S3 sleep state. BUF_CUT is pulled low by internal 3uA current source.

VCC (Pin20)


Power supply input pin. Connect a nominal 5V power supply to this pin for control circuit and lower gate drivers.

BOOT (Pin21)


Upper gate drivers input supply.

Typical Characteristics


Source Current vs. BOOT-UGATE1 Voltage




Sink Current vs. UGATE1 Voltage



Source Current vs. VCC-LGATE1 Voltage




Sink Current vs. LGATE1 Voltage




Typical Characteristics (Cont.)


Source Current vs. BOOT-UGATE2 Voltage




Sink Current vs. UGATE2 Voltage



Source Current vs. VCC-LGATE2 Voltage




Sink Current vs. LGATE2 Voltage




Typical Characteristics (Cont.)


Δ VTT Voltage vs. VTT Load Current




FB Voltage vs. Temperature



OCSET Current vs. Temperature




Switching Frequency vs. Temperature




Typical Characteristics (Cont.)


VDDQ & VMCH Power Up




VDDQ & VTT Power Up1



VDDQ & VTT Power Up2




Phase Shift




Typical Characteristics (Cont.)


Enable VDDQ




Disable VDDQ



Enable VMCH




Disable VMCH




Typical Characteristics (Cont.)


UG1 Rising




UG1 Falling



UG2 Rising




UG2 Falling




Typical Characteristics (Cont.)


S0 to S3




S3 to S0



VDDQ UVP




VMCH UVP




Typical Characteristics (Cont.)


VDDQ OCP




VMCH OCP




VTT Load Transient



VDDQ Load Transient



Typical Characteristics (Cont.)



Function Description

Soft-Start/Enable

The VDDQ and VMCH regulators have independent soft-start control and shutdown function. Connect a capacitor from each SS pin to GND to set the soft-start interval of the VDDQ and VMCH and an open drain logic signal for each SS/EN pin to enable or disable the respective output.

Figure1 shows the soft-start interval. At t_0 , the VCC and Boot voltage are above their POR trip points, a 11uA current source starts to charge the capacitor and the VTT starts its internal soft-start interval. The soft-start interval of VTT is about 500us. When the SS reaches 1V the internal reference voltage starts to rise and follows the SS. Until the SS reaches about 2V at t_3 , the internal reference completes the soft-start interval and reaches to 0.8V. The soft-start of VMCH is the same as the VDDQ. This method provides a rapid and controlled output voltage rise.




Figure1. Soft-Start Interval

$$t_{ss} = t_3 - t_2 = \frac{C_{SS} \times 1V}{I_{ss}(11\mu A)}$$

$$t_1 - t_0 = 0.5ms$$

Where: C_{SS} = External Soft-Start capacitor

I_{ss} = Soft-Start charge current

Function Description (Cont.)

Power Okay

The Power Okay function monitors the VDDQ and VMCH and drives low to indicate a fault. When a fault condition such as over-current, short-circuit, thermal shutdown is occurred, and the VDDQ or VMCH falls to 83% of it's nominal voltage, the POK is pulled low. When the VDDQ or VMCH reaches to 90% of it's nominal voltage, the POK is pulled high. Since the POK is an open-drain device, connecting a 10kΩ resistor to a pull high voltage is necessary.




Figure2. Power Okay Function

Over Current Protection

A resistor (R_{OCSET}) is connected between the phase pin and the drain of the low-side MOSFET will determine the over current limit. An internally generated 110uA current source will flow through this resistor, creating a voltage drop. When the volatge across the low-side MOSFET exceeds the voltage across the R_{OCSET} minus V_{OCP} , the OCP is detected. The OCP function will trip at a peak inductor current, the threshold of the over current limit is therefore given by:

$$I_{LIMIT} = \frac{R_{OCSET} \times I_{OCSET} - V_{OCP}}{R_{DS(ON)} \text{ of the lower MOSFET}}$$

For the over-current is never occurred in the normal operating load range; the variation of all parameters in the above equation should be determined.

- The MOSFET $R_{DS(ON)}$ is varied by temperature and gate to source voltage, the user should determine the maximum $R_{DS(ON)}$ in manufacturer's datasheet.
- The minimum I_{OCSET} (90uA), maximum V_{ocp} (230mV) and minimum R_{OCSET} should be used in the above equation. Use 1% or better resistor for R_{OCSET} is recommended.
- Note that the I_{LIMIT} is the current flow through the upper MOSFET; I_{LIMIT} must be greater than maximum output current add the half of inductor ripple current.

An over current condition will repeat the soft-start function 3 times ; if the over current condition is not removed during the 3 times soft-star interval , and then all regulators will be shut down, and require a POR on either of VCC or VBOOT to restart IC.

Note that the parastic capacitor from PHASE pin to GND will distort the PHASE pin signal and the current limit will be larger than set value. Reduce the parastic capacitance as small as possible to make the current limit to meet set value.




Figure3. VDDQ Over-Current Protection Waveforms

Function Description (Cont.)




Figure 4. Low-side Over-Current Protection Circuit

VTT Regulator

The VTT regulator has two internal N-Channel FETs to provide current sink and source capability up to 2A. The VTT regulator is tracked at the half of REFSEN voltage by the internal resistor divider. When both VCC and BOOT voltages reach their rising POR trip points, the soft-start of the VTT starts rising; the soft-start interval is about 0.5ms. The VTT regulator is activated only in S0 mode; in S3 mode the VTT regulator is not needed and turned off.

The VTT regulator has 2.5A sink and source current limit to protect the internal FETs. When current limit is occurred, the regulator keeps the load current at 2.5A. The device provides a soft-start function when current limit condition is released.

Phase Shift

The APW7116 has phase shift function between the two PWM converters. The phase difference is relative to the falling edges of UGATE1 and UGATE2 and the phase shift is fixed at 180 degrees (see figure 5). However, the phase shift between the rising edge of UGATE1 and UGATE2, depending on the duty cycles, the rising edges might overlap; so the user should check it.

The advantage of phase shift is to avoid overlapping the switching current spikes of the two channels, or interaction between the channels; it also reduces the RMS current of the input capacitors, allowing fewer caps to be employed.




Figure 5. Phase of UG2 with respect to falling edge of UG1


Thermal Shutdown

When the junction temperature exceeds 150 °C, the device shut down to protect the device from damage. After the temperature decreases to 100 °C, the device starts up again.

ACPI Control Logic

The BUF_CUT signal and two Power-On Reset thresholds on VCC and BOOT pins are used to determine the operating mode. The VCC and BOOT are supplied by external supplies 5VDUAL and 12VATX. When the VCC and BOOT voltage are above their POR rising trip points, the device is enabled and enters the S0 normal operating mode. The BUF_CUT is pulled low by internal current source. Pull the BUF_CUT to high in S0 mode, the device enters the S3 sleep mode. In S3 mode the output voltages VTT and VMCH are disabled and supply voltage 12VATX is not supplied to the device. When BUF_CUT is pulled low and the 12VATX is enabled, the operating mode will be back to S0 mode. If the 12VATX supply voltage is removed, the device is into S5 shutdown mode, all regulator will be shut down. Note that transition from S3 to S5 is not allowed. A timing diagram is shown in Figure 6 and a state transitions diagram is shown in Figure 7.

Function Description (Cont.)



Figur6. ACPI Timing Diagram




Figure7. State Transitions Diagram

Application Information

Output Voltage Setting

The output voltage of the PWM converter can be adjusted with a resistive divider. The internal reference voltage is 0.8V. The following equation can be used to calculate the output voltage:

$$V_{OUT} = \left(1 + \frac{R1}{R2}\right) \times 0.8V$$

Note that the R1 is part of the compensation. It should be conformed to the feedback compensation. If the R1 is chosen, it should not be changed to adjust output voltage; only change R2 instead. Using 1% or better resistors for the resistor divider is recommended.




Figure8. Resistor Divider for VDDQ and VMCH

The VTT regulator voltage is determined by REFSEN voltage, and the internal fixed resistive divider from REFSEN to ground divides the REFSEN voltage in the ratio of 1:1. The following equation can be used to calculate the VTT output voltage:

$$V_{TT} = V_{REFSEN} \times 0.495 \quad \text{- source current}$$

$$V_{TT} = V_{REFSEN} \times 0.505 \quad \text{- sink current}$$

VTT Regulator Input/Output Capacitor Selection

The input capacitor is chosen based on its voltage rating. Under load transient condition, the input capacitor will momentarily supply the required transient current.

The output capacitor for the VTT regulator is chosen to minimize any drop during load transient condition.

Higher capacitor value and lower ESR reduce the output ripple and the load transiene drop. In addition, the capacitor is chosen based on its voltage rating. The recommended value of output capacitor is between 100uF (min. ESR rating is 8mΩ) to 1000uF (min. ESR rating is 2mΩ), and the maximum ESR rating is 300mΩ. A low-ESR aluminum electrolytic capacitor works well and provides good transient response and stability.

PWM Compensation

The output LC filter of a step down converter introduces a double pole, which contributes with -40dB/decade gain slope and 180 degrees phase shift in the control loop. A compensation network between COMP, FB and VOUT should be added to compensate the double pole. The compensation network is shown in Fig. 12.

The output LC filter consists of the output inductor and output capacitors. The transfer function of the LC filter is given by:

$$GAIN_{LC} = \frac{1 + s \times ESR \times C_{OUT}}{s^2 \times L \times C_{OUT} + s \times ESR \times C_{OUT} + 1}$$

The poles and zero of this transfer function are:

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$

The F_{LC} is the double poles of the LC filter, and F_{ESR} is the zero introduced by the ESR of the output capacitor.




Figure 9. The Output LC Filter

Application Information (Cont.)

PWM Compensation (Cont.)




Figure 10. The LC Filter Gain & Frequency

The PWM modulator is shown in Figure. 11. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given by:

$$GAIN_{PWM} = \frac{V_{IN}}{\Delta V_{OSC}}$$




Figure 11. The PWM Modulator

The compensation circuit is shown in Figure 12. Design a appropriate compensation circuit to get the desired zero crossover frequency and sufficient phase margin. The transfer function of error amplifier is given by:

$$GAIN_{AMP} = \frac{V_{COMP}}{V_{OUT}} = \frac{\frac{1}{sC1} \parallel \left(R2 + \frac{1}{sC2} \right)}{R1 \parallel \left(R3 + \frac{1}{sC3} \right)}$$

$$= \frac{R1+R3}{R1 \times R3 \times C1} \times \frac{\left(s + \frac{1}{R2 \times C2} \right) \times \left(s + \frac{1}{(R1+R3) \times C3} \right)}{s \left(s + \frac{C1+C2}{R2 \times C1 \times C2} \right) \times \left(s + \frac{1}{R3 \times C3} \right)}$$

The poles and zeros of the transfer function are:

$$F_{Z1} = \frac{1}{2 \times \pi \times R2 \times C2}$$

$$F_{Z2} = \frac{1}{2 \times \pi \times (R1+R3) \times C3}$$

$$F_{P1} = \frac{1}{2 \times \pi \times R2 \times \left(\frac{C1 \times C2}{C1 + C2} \right)}$$

$$F_{P2} = \frac{1}{2 \times \pi \times R3 \times C3}$$




Figure 12. Compensation Network

The closed loop gain of the converter can be written as:

$$GAIN_{LC} \times GAIN_{PWM} \times GAIN_{AMP}$$

Figure 13. shows the asymptotic plot of the closed loop converter gain and the following guidelines will help to design the compensation network. Using the below guidelines should give a compensation similar to the curve plotted. A stable closed loop has a -20dB/decade slope and a phase margin greater than 45 degree.

Application Information (Cont.)

PWM Compensation (Cont.)

1. Choose a value for R1, usually between 1K to 5K.

2. Select the desired zero crossover frequency F_o :
 $(1/5 \sim 1/10) \times F_s > F_o > F_{ESR}$

Use the following equation to calculate R2:

$$C2 = \frac{1}{2 \times \pi \times R2 \times F_{LC} \times 0.75}$$

3. Place the first zero F_{z1} before the output LC filter double pole frequency F_{LC} .

$$F_{z1} = 0.75 \times F_{LC}$$

Calculate the C2 by the equation:

$$R2 = \frac{\Delta V_{OSC}}{V_{IN}} \times \frac{F_o}{F_{LC}} \times R1$$

4. Set the pole at the ESR zero frequency F_{ESR} :

$$F_{P1} = F_{ESR}$$

Calculate the C1 by the equation:

$$C1 = \frac{C2}{2 \times \pi \times R2 \times C2 \times F_{ESR} - 1}$$

5. Set the second pole F_{P2} at half the switching frequency and also set the second zero F_{z2} at the output LC filter double pole F_{LC} . The compensation gain should not exceed the error amplifier open loop gain, check the compensation gain at F_{P2} with the capabilities of the error amplifier.

$$F_{P2} = 0.5 \times F_s$$

$$F_{z2} = F_{LC}$$

Combine the two equations will get the following component calculations:

$$R3 = \frac{R1}{\frac{F_s}{2 \times F_{LC}} - 1} \quad C3 = \frac{1}{\pi \times R3 \times F_s}$$




Figure 13. Converter Gain & Frequency

Output Inductor Selection

The inductor value determines the inductor ripple current and affects the load transient response. Higher inductor value reduces the inductor's ripple current and induces lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{F_s \times L} \times \frac{V_{OUT}}{V_{IN}}$$

$$V_{OUT} = I_{RIPPLE} \times ESR$$

where F_s is the switching frequency of the regulator.

Although increase the inductor value reduce the ripple current and voltage, but there is a tradeoff exists between the inductor's ripple current and the regulator load transient response time.

A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current.

Application Information (Cont.)

Output Inductor Selection (Cont.)

Once the inductance value has been chosen, select an inductor that is capable of carrying the required peak current without going into saturation. In some type of inductors, especially core that is made of ferrite, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

Output Capacitor Selection

Higher Capacitor value and lower ESR reduce the output ripple and the load transient drop. Therefore, select high performance low ESR capacitors that are intended for switching regulator applications. In some applications, multiple capacitors have to be parallel to achieve the desired ESR value. A small decoupling capacitor in parallel for bypassing the noise is also recommended, and the voltage rating of the output capacitors also must be considered. If tantalum capacitors are used, make sure they are surge tested by the manufacturer. If in doubt, consult the capacitors manufacturer.

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately $I_{OUT}/2$, where I_{OUT} is the load current. During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufacturer. If in doubt, consult the capacitors manufacturer. For high frequency decoupling, a ceramic capacitor 1 μ F can be connected between the drain of upper MOSFET and the source of lower MOSFET.

MOSFET Selection

The selection of the N-channel power MOSFETs are determined by the $R_{DS(ON)}$, reverse transfer capacitance (C_{RSS}) and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following:

$$P_{UPPER} = I_{OUT}^2(1+TC)(R_{DS(ON)})D + (0.5)(I_{OUT})(V_{IN})(t_{SW})F_S$$

$$P_{LOWER} = I_{OUT}^2(1+TC)(R_{DS(ON)})(1-D)$$

where I_{OUT} is the load current

TC is the temperature dependency of $R_{DS(ON)}$

F_S is the switching frequency

t_{SW} is the switching interval

D is the duty cycle

Note that both MOSFETs have conduction losses while the upper MOSFET include an additional transition loss. The switching interval, t_{SW} , is a function of the reverse transfer capacitance C_{RSS} . The (1+TC) term is to factor in the temperature dependency of the $R_{DS(ON)}$ and can be extracted from the " $R_{DS(ON)}$ vs Temperature" curve of the power MOSFET.

Layout Considerations


In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedances should be minimized by using short, wide printed circuit traces. Signal and power grounds are to be kept separate and finally combined using ground plane construction or single point grounding. Figure 14 illustrates the layout, with bold lines indicating high current paths; these traces must be short and wide. Components along the bold lines should be placed close together.

Application Information (Cont.)

Layout Considerations (Cont.)

Below is a checklist for your layout:

- The metal plate of the bottom of the packages (TSSOP-24-P) must be soldered to the PCB and connect to the GND plane on the backside through several thermal vias. More vias is better for heatsink.
- Keep the switching nodes (UGATE, LGATE and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore keep traces to these nodes as short as possible.
- Connet the FB and VTTFB to point of load and the REFSEN should be connected to the point of load of the VDDQ output.
- The traces from the gate drivers to the MOSFETs (UG1, LG1, UG2, LG2) should be short and wide.
- Decoupling capacitor, compensation component, the resistor dividers, boot capacitors, and SS capacitors should be close to their pins.
- The input capacitor should be near the drain of the upper MOSFET; the output capacitor should be near the loads.
- The input capacitor GND should be close to the output capacitor GND and the lower MOSFET GND.
- The drain of the MOSFETs (VIN and phase nodes) should be a large plane for heat sinking.




Figure?. Layout Guidelines

Figure 14. Layout Guidelines

Packaging Information

TSSOP/ TSSOP-P (Reference JEDEC Registration MO-153)




Dim	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A		1.2		0.047
A1	0.00	0.15	0.000	0.006
A2	0.80	1.05	0.031	0.041
b	0.19	0.30	0.007	0.012
D	6.4 (N=20PIN) 7.7 (N=24PIN) 9.6 (N=28PIN)	6.6 (N=20PIN) 7.9 (N=24PIN) 9.8 (N=28PIN)	0.252 (N=20PIN) 0.303 (N=24PIN) 0.378 (N=28PIN)	0.260 (N=20PIN) 0.311 (N=24PIN) 0.386 (N=28PIN)
D1	4.2 BSC (N=20PIN) 4.7 BSC (N=24PIN) 3.8 BSC (N=28PIN)		0.165 BSC (N=20PIN) 0.188 BSC (N=24PIN) 0.150 BSC (N=28PIN)	
e	0.65 BSC		0.026 BSC	
E	6.40 BSC		0.252 BSC	
E1	4.30	4.50	0.169	0.177
E2	3.0 BSC (N=20PIN) 3.2 BSC (N=24PIN) 2.8 BSC (N=28PIN)		0.118 BSC (N=20PIN) 0.127 BSC (N=24PIN) 0.110 BSC (N=28PIN)	
L	0.45	0.75	0.018	0.030
L1	1.0 REF		0.039REF	
R	0.09		0.004	
R1	0.09		0.004	
S	0.2		0.008	
φ1	0°	8°	0°	8°
φ2	12° REF		12° REF	
φ3	12° REF		12° REF	

Physical Specifications

Terminal Material	Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb), 100%Sn
Lead Solderability	Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.

Reflow Condition (IR/Convection or VPR Reflow)



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T_L to T_P)	3°C/second max.	3°C/second max.
Preheat		
- Temperature Min (T_{smin})	100°C	150°C
- Temperature Max (T_{smax})	150°C	200°C
- Time (min to max) (t_s)	60-120 seconds	60-180 seconds
Time maintained above:		
- Temperature (T_L)	183°C	217°C
- Time (t_L)	60-150 seconds	60-150 seconds
Peak/Classification Temperature (T_p)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (t_p)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Notes: All temperatures refer to topside of the package .Measured on the body surface. (mm)

Classification Reflow Profiles(Cont.)

Table 1. SnPb Eutectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures


Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

*Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.


Reliability Test Program

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C, 5 SEC
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @ 125°C
PCT	JESD-22-B,A102	168 Hrs, 100%RH, 121°C
TST	MIL-STD-883D-1011.9	-65°C~150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	10ms, 1 _{tr} > 100mA

Carrier Tape & Reel Dimensions



Carrier Tape & Reel Dimensions(Cont.)



Application	A	B	C	J	T1	T2	W	P	E
TSSOP- 24	330 ±1	100 ref	13 ±0.5	2 ±0.5	16.4 ±0.2	2 ±0.2	16 ±0.3	12 ±0.1	1.75±0.1
	F	D	D1	Po	P1	Ao	Bo	Ko	t
	7.5 ±0.1	1.5 +0.1	1.5 min	4.0 ±0.1	2.0 ±0.1	6.9 ±0.1	8.3 ±0.1	1.5 ±0.1	0.3±0.05

(mm)

Cover Tape Dimensions

Application	Carrier Width	Cover Tape Width	Devices Per Reel
TSSOP- 24	16	21.3	2000

Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,
Hsin-Chu, Taiwan, R.O.C.
Tel : 886-3-5642000
Fax : 886-3-5642050

Taipei Branch :

7F, No. 137, Lane 235, Pac Chiao Rd.,
Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.
Tel : 886-2-89191368
Fax : 886-2-89191369