

Two Channel Regulators and Three Channel Buck Converters PMIC

Features

- **Wide Input Operating Range: 2.9V~5.5V**
- **Three Synchronous Buck Regulators for SoC**
 - Adjustable Output with 1500mA Output for Core Power
 - Adjustable Output with 1000mA Output for Memory Power
 - Adjustable Output with 1000mA Output for System Power
 - 1.5MHz Switching Frequency
 - High Efficient up to 93%
- **Two Low-Dropout Linear Regulators for Sensor:**
 - Adjustable 300mA Output High PSRR, Low Noise
 - Adjustable 300mA Output High PSRR, Low Noise
- **Thermal-Overload Protection**
- **Power-OK Indicator after CH2 Ready**
- **TQFN3x3-20 Package**
- **Lead Free Green Devices Available (RoHS Compliant)**

General Description

The APW7256 is a two P-channel low dropout linear regulator and three synchronous buck converter which needs input voltage from 2.9 to 5.5V.


Synchronous buck converter with integrated high side and low side power MOSFET. It is equipped with an automatic PSM/PWM mode operation. At light load, the IC operates in the PSM mode to reduce the switching losses. At heavy load, the IC works in PWM mode.

Low dropout linear regulator delivers current up to 300mA to set output voltage, and it also can work with low ESR ceramic capacitors. Typical dropout voltage is only 240mV at 300mA loading.

The APW7256 is equipped with Power-on-reset, shut-down control, soft start, over-temperature and current-limit into a single package to protect the device against wrong logic control and over-temperature and current over-loads.

The APW7256 available TQFN3x3-20 provides a very compact system solution external components and PCB area.

Simplified Application Circuit




Applications

- **IP-Cam**
- **Car Recorder**
- **Security**


ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Ordering and Marking Information

APW7256 □□□—□□□  Lead Free Code Handling Code Temperature Range Package Code	Package Code QB : TQFN3x3-20 Operating Ambient Temperature Range I : -40 to 85°C Handling Code TR : Tape & Real Assembly Material G : Halogen and Lead Free Device
APW7256 QB: APW 7256 XXXXX	XXXXXX – Data Code

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines “Green” to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Pin Configuration



Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
	VCC1, VCC2, VCC3, VLDO1, VLDO2 to GND Voltage	-0.3 ~ 7	V
	LX1 LX2 LX3 to GND Voltage	>20ns	-1 ~ (V _{CC1} , V _{CC2} , V _{CC3})+0.3
		<20ns	-3 ~ (V _{CC1} , V _{CC2} , V _{CC3})+3
	All other pins	-0.3 ~ 7	V
	Power Dissipation	Internally Limited	W
T _J	Maximum Junction Temperature	-40 ~ 150	°C
T _{STG}	Storage Temperature	-65 ~ 150	°C
T _{SDR}	Maximum Lead Soldering Temperature (10 Seconds)	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Thermal Characteristics (Note 2, 3)

Symbol	Parameter	Typical Value	Unit
θ_{JA}	Junction-to-Ambient Resistance in free air (Note 2)	50	°C/W
θ_{JC}	Junction-to-Case Resistance in free air (Note 3)	12	°C/W

Note 2: θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad is soldered directly on the PCB.

Note 3: The case temperature is measured at the center of the exposed pad on the underside.

Recommended Operating Conditions (Note 4)

Symbol	Parameter	Range	Unit
V _{CCX}	VCC1, VCC2, VCC3 Supply Voltage	2.9 ~ 5.5	V
I _{OUTX}	Converter Output Current	0 ~ 2	A
I _{LDOX}	VLDO1, VLDO2 Output Current	0 ~ 0.3	A
L	Inductor	0.47~2.2	μH
C _{OUTX}	VOUT1, VOUT2, VOUT3 Output Capacitor	4.7~22	μF
C _{LDOX}	VLDO1, VLDO2 Output Capacitor	1~22	μF
T _A	Ambient Temperature	-40 ~ 85	°C
T _J	Junction Temperature	-40 ~ 125	°C

Note 4: Refer to the typical application circuit.

Electrical Characteristics

Unless otherwise specified, these specifications apply over V_{CC1} , V_{CC2} , $V_{CC3}=5V$, $V_{EN_LDO1}=V_{EN_LDO2}=V_{EN_PWM}=5V$. Typical values are at $T_A=25^{\circ}C$.

Symbol	Parameter	Test Conditions	APW7256			Unit	
			Min	Typ	Max		
VCC3 SUPPLY CURRENT							
I _{VCC3}	Quiescent Current	T _A =25°C	-	300	550	uA	
I _{VCC3_SD}	Shutdown Input Current	EN_PWM = EN_LDO1 = EN_LOD2 = GND	-	-	1	uA	
POWER-ON-RESET (PWM/LDO)							
	POR Threshold		2.3	2.6	2.85	V	
	POR Hysteresis		-	0.25	-	V	
REFERENCE VOLTAGE(PWM, LDO)							
	Reference Voltage		-	0.6	-	V	
		T _A =-40~85°C	-2	-	2	%	
OUTPUT VOLTAGE (PWM)							
	Output Voltage Accuracy	I _{OUT1} = I _{OUT2} =0mA~0.8A, I _{OUT3} = 0mA~1.5A, V _{CC1} , V _{CC2} =2.9~5.5V, T _A =-40~85°C	-2.5	-	2.5	%	
OUTPUT VOLTAGE (LDO)							
	Output Voltage Accuracy	I _{LDO1} = I _{LDO2} = 1mA~0.3A, V _{CC3} =2.9~5.5V, T _A =-40~85°C	-3	-	3	%	
	Line Regulation	I _{LDO1} = I _{LDO2} =1mA, V _{CC3} =(V _{LDO1} , V _{LDO2})+1V to 5.5V	-	-	0.2	%/V	
	Load Regulation	I _{LDO1} = I _{LDO2} =1mA to 300mA, V _{CC3} =(V _{LDO1} , V _{LDO2})+1V	-	-	0.6	%	
V _{DROP}	Dropout Voltage	I _{LDOX} =300mA	-	240	330	mV	
PSRR	Power Supply Rejection Ratio	I _{LDOX} =50mA, C _{LDOX} =2.2μF	f=100Hz	-	70	-	dB
			f=1kHz	-	70	-	
			f=10kHz	-	60	-	
			f=100kHz	-	35	-	
	Output Noise	I _{LDOX} =1mA, BW=10 to 100kHz, C _{LDOX} =10μF	-	100	-	μV _{RMS}	
	V _{LDO1} , V _{LDO2} Discharge Resistance	V _{EN_LDO1} =V _{EN_LDO2} =0V	-	3	-	kΩ	
POWER MOSFETS(PWM)							
R _{P-FET}	CH1, 2 High Side P-MOS R _{DS(ON)}	I _{LX1} = I _{LX2} =200mA	-	0.35	0.4	Ω	
	CH3 High Side P-MOS R _{DS(ON)}	I _{LX3} =200mA	-	0.3		Ω	
R _{N-FET}	CH1, 2 low Side N-MOS R _{DS(ON)}	I _{LX1} = I _{LX2} =200mA	-	0.35	0.4	Ω	
	CH3 low Side N-MOS R _{DS(ON)}	I _{LX3} =200mA	-	0.3	-	Ω	

Electrical Characteristics

Unless otherwise specified, these specifications apply over V_{CC1} , V_{CC2} , $V_{CC3}=5V$, $V_{EN_LDO1}=V_{EN_LDO2}=V_{EN_PWM}=5V$. Typical values are at $T_A=25^{\circ}C$.

Symbol	Parameter	Test Conditions	APW7256			Unit
			Min	Typ	Max	
POWER MOSFETS(PWM)						
	High Side MOSFET Leakage Current	$V_{EN_PWM}=0V$, $V_{LX1}=V_{LX2}=V_{LX3}=0V$, $V_{CC1}=V_{CC2}=5V$	-	-	1	μA
	Low Side MOSFET Leakage Current	$V_{EN_PWM}=0V$, $V_{LX1}=V_{LX2}=V_{LX3}=5V$, $V_{CC1}=V_{CC2}=5V$	-	-	1	μA
CURRENT-MODE CONVERTER(PWM)						
	Switch Current to COMP Voltage Transconductance		-	5.2	-	A/V
T _D	Dead Time		-	10	-	ns
ENABLE AND INPUT CURRENTS(PWM, LDO)						
	EN Input High Threshold	V _{CC1} , V _{CC2} , V _{CC3} =2.9V~5.5V	1	-	-	V
	EN Input Low Threshold	V _{CC1} , V _{CC2} , V _{CC3} =2.9V~5.5V	-	-	0.4	V
	EN Leakage Current	V _{EN_LDOX} = V _{EN_PWM} =5V	-1	-	1	μA
POWER-OK AND DELAY(PWM)						
	POK Threshold(POK goes high)	V _{FB2} rising	-	87.8	-	%V _{REF}
	POK Threshold Hysteresis	V _{FB2} Falling	-	3	-	%V _{REF}
	POK Pull Low Resistance	V _{POK} =0.1V	-	100	-	Ω
	POK Leakage Current	EN=0V, V _{PG} =5V	-100	-	+100	nA
PROTECTIONS(PWM)						
	CH1,2 Maximum Inductor Current-Limit		1.5	1.6	-	A
	CH3 Maximum Inductor Current-Limit		2.0	2.2	-	A
	Low Side Switch Current-Limit	From Drain to Source, EN shutdown to turn on low side MOSFET to discharge Vout till current limit.	-	0.3	-	A
	Soft-Start Time		-	0.7	-	ms
F _{SW}	Switching Frequency	V _{FBX} =0.6V	1.2	1.5	1.8	MHz
	Foldback Frequency		-	210	-	kHz
	Minimum On Time		-	-	100	ns
	Maximum Duty Cycle		-	-	100	%
	UVP Threshold		25	30	35	%V _{REF}
PROTECTIONS(LDO)						
	Current Limit		330	450	-	mA
	Soft-Start Time		-	60	-	μs

Electrical Characteristics





Unless otherwise specified, these specifications apply over V_{CC1} , V_{CC2} , $V_{CC3}=5V$, $V_{EN_LDO1}=V_{EN_LDO2}=V_{EN_PWM}=5V$. Typical values are at $T_A=25^{\circ}C$.

Symbol	Parameter	Test Conditions	APW7256			Unit
			Min	Typ	Max	
PROTECTIONS(PWM, LDO)						
T _{OTP}	Over-Temperature Protection	T _J Rising	-	150	-	°C
	Over-Temperature Protection Hysteresis	T _J Falling	-	30	-	°C

Pin Description

PIN		Function
NO.	Name	
1	LX1	Power Switching Output. The LX1 is the junction of the high-side and low-side power MOSFET to supply power to the output LC filter.
2, 16	GND	Connect this pin with large copper area to negative terminals of the input and output capacitors.
3	FB1	Output Feedback Input. The APW7256 senses the feedback voltage via FB1 and regulates the voltage at 0.600V. Connecting FB with a resistor-divider from the converter's output sets the output voltage.
4	FB2	Output Feedback Input. The APW7256 senses the feedback voltage via FB2 and regulates the voltage at 0.600V. Connecting FB with a resistor-divider from the converter's output sets the output voltage.
5	EN_PWM	Enable pin of the PWM converter. When the EN_PWM is above high logic level, the device is in operation mode. When the EN_PWM is below low logic level, the device is in shutdown mode. This pin can not be left open.
6	AGND	Connect this pin with large copper area to negative terminals of the input and output capacitors.
7	VINL	LDO1 and LDO2 Power Input.
8	EN_LDO2	Enable pin of the LDO2. When the EN_LDO2 is above high logic level, the device is in operation mode. When the EN_LDO2 is below low logic level, the device is in shutdown mode. This pin can not be left open.
9	FB_LDO2	Output Feedback Input. The APW7256 senses the feedback voltage via FB_LDO2 and regulates the voltage at 0.600V. Connecting FB_LDO2 with a resistor-divider from the VLDO2 sets the output voltage.
10	VLDO2	Regulator Output Pin
11	VLDO1	Regulator Output Pin
12	FB_LDO1	Output Feedback Input. The APW7256 senses the feedback voltage via FB_LDO1 and regulates the voltage at 0.600V. Connecting FB_LDO1 with a resistor-divider from the VLDO1 sets the output voltage.
13	EN_LDO1	Enable pin of the LDO1. When the EN_LDO1 is above high logic level, the device is in operation mode. When the EN_LDO1 is below low logic level, the device is in shutdown mode. This pin can not be left open.
14	VCC3	Power Input. Connect a ceramic bypass capacitor from VCC3 to GND.
15	FB3	Output Feedback Input. The APW7256 senses the feedback voltage via FB3 and regulates the voltage at 0.600V. Connecting FB with a resistor-divider from the converter's output sets the output voltage.
17	LX3	Power Switching Output. The LX3 is the junction of the high-side and low-side power MOSFET to supply power to the output LC filter.
18	VCC2	Power Input. Connect a ceramic bypass capacitor from VCC2 to GND.
19	LX2	Power Switching Output. The LX2 is the junction of the high-side and low-side power MOSFET to supply power to the output LC filter.
20	VCC1	Power Input. Connect a ceramic bypass capacitor from VCC1 to GND.


Typical Operating Characteristics



Operating Waveforms

Please Refer to Typical Application Circuit, Test Condition is at $T_A = 25^\circ\text{C}$ unless otherwise specified.

Turn On Response- PWM Converter



$V_{VCC1} = V_{VCC2} = V_{VCC3} = 5V$, $R_{VOUT1} = 2\Omega$,
 $R_{VOUT2} = 4\Omega$, $R_{VOUT3} = 0.6\Omega$, EN power on

CH1: V_{EN_PWM} , 5V/Div, DC


CH2: V_{OUT2} , 1V/Div, DC

CH3: V_{OUT1} , 1/Div, DC

CH4: V_{OUT3} , 1/Div, DC

TIME: 5ms/Div

Turn Off Response- PWM Converter



$V_{VCC1} = V_{VCC2} = V_{VCC3} = 5V$, $R_{VOUT1} = 2\Omega$,
 $R_{VOUT2} = 4\Omega$, $R_{VOUT3} = 0.6\Omega$, EN power off

CH1: V_{EN_PWM} , 5V/Div, DC


CH2: V_{OUT2} , 1V/Div, DC

CH3: V_{OUT1} , 1/Div, DC

CH4: V_{OUT3} , 1/Div, DC

TIME: 5ms/Div

Turn On Response -LDO



$V_{VCC1} = V_{VCC2} = V_{VCC3} = 5V$, EN_LDO tied with
EN_PWM, $R_{LDO1} = 6\Omega$, $R_{LDO2} = 12\Omega$, EN power on


CH1: V_{EN_LDO} , 5V/Div, DC

CH2: V_{LDO1} , 1V/Div, DC

CH3: V_{LDO2} , 1/Div, DC

TIME: 50µs/Div

Turn Off Response -LDO



$V_{VCC1} = V_{VCC2} = V_{VCC3} = 5V$, EN_LDO tied with
EN_PWM, $R_{LDO1} = 6\Omega$, $R_{LDO2} = 12\Omega$, EN power off

CH1: V_{EN_LDO} , 5V/Div, DC

CH2: V_{LDO1} , 1V/Div, DC


CH3: V_{LDO2} , 1/Div, DC

TIME: 20µs/Div

Operating Waveforms


Please Refer to Typical Application Circuit, Test Condition is at $T_A = 25^\circ\text{C}$ unless otherwise specified.

Load Transient Response- PWM3 Converter




APW7256, $V_{OUT3} = 1\text{V}$, $L = 2.2\mu\text{H}$, $C_{OUT} = 22\mu\text{F}$,
 $C8 = 47\text{pF}$, $R6 = 100\text{k}\Omega$, $R7 = 150\text{k}\Omega$
 $I_{OUT} = 0.1\text{A} - 1.5\text{A} - 0.1\text{A}$,
 CH1: V_{OUT3} , 50mV/Div, offset=1V
 CH2: I_{OUT} , 1A/Div, DC
 TIME: 100 μs /Div

Load Transient Response- PWM2 Converter




APW7256, $V_{OUT2} = 3.3\text{V}$, $L = 2.2\mu\text{H}$,
 $C_{OUT} = 10\mu\text{F}$, $C5 = 47\text{pF}$, $R2 = 680\text{k}\Omega$, $R4 = 150\text{k}\Omega$
 $I_{OUT} = 0.1\text{A} - 1\text{A} - 0.1\text{A}$,
 CH1: V_{OUT2} , 50mV/Div, offset=3.3V
 CH2: I_{OUT} , 1A/Div, DC
 TIME: 100 μs /Div

Load Transient Response- PWM1 Converter



APW7256, $V_{OUT1} = 1.8\text{V}$, $L = 2.2\mu\text{H}$,
 $C_{OUT} = 10\mu\text{F}$, $C4 = 47\text{pF}$, $R1 = 300\text{k}\Omega$, $R3 = 150\text{k}\Omega$
 $I_{OUT} = 0.1\text{A} - 1\text{A} - 0.1\text{A}$,
 CH1: V_{OUT1} , 50mV/Div, offset=1.8V
 CH2: I_{OUT} , 1A/Div, DC
 TIME: 100 μs /Div

Load Transient Response- LDO1




APW7256, $V_{LDO1} = 1.8\text{V}$,
 $C_{OUT} = 2.2\mu\text{F}$, $R11 = 30\text{k}\Omega$, $R10 = 15\text{k}\Omega$
 $I_{OUT} = 10\text{mA} - 300\text{mA} - 10\text{mA}$,
 CH1: V_{LDO1} , 50mV/Div, offset=1.8V
 CH2: I_{OUT} , 200mA/Div, DC
 TIME: 50 μs /Div

Operating Waveforms


Please Refer to Typical Application Circuit, Test Condition is at $T_A = 25^\circ\text{C}$ unless otherwise specified.

Load Transient Response- LDO2




APW7256, $V_{LDO2} = 3.3\text{V}$,
 $C_{OUT} = 2.2\mu\text{F}$, $R_9 = 68\text{k}\Omega$, $R_8 = 15\text{k}\Omega$
 $I_{OUT} = 10\text{mA} - 300\text{mA} - 10\text{mA}$,
 CH1: V_{LDO2} , 50mV/Div, offset=3.3V
 CH2: I_{OUT} , 200mA/Div, DC
 TIME: 50µs/Div

PWM Converter at Light Load




APW7256, $V_{OUT1} = 1.8\text{V}$, $L = 2.2\mu\text{H}$,
 $C_{OUT} = 10\mu\text{F}$, $C_4 = 47\text{pF}$, $R_1 = 300\text{k}\Omega$, $R_3 = 150\text{k}\Omega$
 $I_{OUT} = 1\text{mA}$,
 CH1: V_{OUT1} , 50mV/Div, offset=1.8V
 CH2: V_{LX1} , 5V/Div, DC
 CH3: I_{LX1} , 100mA/Div, DC
 TIME: 10µs/Div

PWM Converter at Heavy Load



APW7256, $V_{OUT1} = 1.8\text{V}$, $L = 2.2\mu\text{H}$,
 $C_{OUT} = 10\mu\text{F}$, $C_4 = 47\text{pF}$, $R_1 = 300\text{k}\Omega$, $R_3 = 150\text{k}\Omega$
 $I_{OUT} = 1\text{A}$,
 CH1: V_{OUT1} , 50mV/Div, offset=1.8V
 CH2: V_{LX1} , 5V/Div, DC
 CH3: I_{LX1} , 100mA/Div, DC
 TIME: 0.5µs/Div

Over Load Response-PWM Converter




APW7256, $V_{OUT1} = 1.8\text{V}$, $L = 2.2\mu\text{H}$,
 $C_{OUT} = 10\mu\text{F}$, $C_4 = 47\text{pF}$, $R_1 = 300\text{k}\Omega$, $R_3 = 150\text{k}\Omega$
 ramp up I_{OUT} till UVP shutdown,
 CH1: V_{OUT1} , 1V/Div, DC
 CH2: V_{POK} , 5V/Div, DC
 CH3: V_{LX1} , 5V/Div, DC
 CH4: I_{LX1} , 1A/Div, DC
 TIME: 200µs/Div

Operating Waveforms


Please Refer to Typical Application Circuit, Test Condition is at $T_A = 25^\circ\text{C}$ unless otherwise specified.

Short Circuit Response-PWM Converter




APW7256, $V_{OUT1} = 1.8\text{V}$, $L = 2.2\mu\text{H}$,
 $C_{OUT} = 10\mu\text{F}$, $C_4 = 47\text{pF}$, $R_1 = 300\text{k}\Omega$, $R_3 = 150\text{k}\Omega$
 V_{OUT1} short to ground
 CH1: V_{OUT1} , 1V/Div, DC
 CH2: V_{POK} , 5V/Div, DC
 CH3: V_{LX1} , 5V/Div, DC
 CH4: I_{LX1} , 1A/Div, DC
 TIME: 10 μs /Div

Over Load Response-LDO




APW7256, $V_{LDO2} = 3.3\text{V}$,
 $C_{OUT} = 2.2\mu\text{F}$, $R_9 = 68\text{k}\Omega$, $R_8 = 15\text{k}\Omega$
 ramp up I_{OUT} till UVP shutdown
 CH1: V_{LDO2} , 2V/Div, DC
 CH2: V_{POK} , 5V/Div, DC
 CH3: I_{OUT} , 0.5A/Div, DC
 TIME: 20 μs /Div

Short Circuit Response-LDO



APW7256, $V_{LDO2} = 3.3\text{V}$,
 $C_{OUT} = 2.2\mu\text{F}$, $R_9 = 68\text{k}\Omega$, $R_8 = 15\text{k}\Omega$
 V_{LDO2} short to ground
 CH1: V_{LDO2} , 2V/Div, DC
 CH2: V_{POK} , 5V/Div, DC
 CH3: I_{OUT} , 5A/Div, DC
 TIME: 5 μs /Div

Block Diagram



[illegible]

Function Description

Power-On-Reset (POR)

The APW7256 monitors the input voltage to prevent wrong logic control. The POR function initiates a soft-start process after input voltage exceeds its rising POR threshold during power on. The POR function also shuts off the output when the input voltage falls below its falling threshold.

Shutdown Control

The APW7256 has an active-low shutdown function. Forcing EN(EN_PWM, EN_LDO1, EN_LDO2) high ($>1V$) enables the VOUT; forcing EN low ($<0.4V$) disables the VOUT. The EN can not be left floating. If it is not used, connect it to VCC(VCC1, VCC2, VCC3) for normal operation.

Internal Soft-Start

An internal soft-start function controls rising rate of the output voltage to limit the surge current at start-up.

Current-Limit protection

The buck converter monitors the output current, flows through the high-side and low-side power MOSFETs, and limits the current peak at current-limit level to prevent the IC from damaging during overload, short-circuit conditions. If the feedback voltage $< 0.3 \cdot V_{REF}$, PWM enters UVP shutdown until recycling VCC3 power or toggling EN.

The LDO regulator monitors the current via the output PMOS and limits the maximum current. When the output current reaches the current-limit threshold, current-limit with current foldback circuit starts to work to prevent load and APW7256 from damages during overload or short-circuit conditions.

Thermal Shutdown

A thermal shutdown circuit limits the junction temperature of APW7256. When the junction temperature exceeds $+150^{\circ}C$, a thermal sensor turns off the output PMOS, allowing the device to cool down. The regulator regulates the output against through initiation of a new soft-start cycle after the junction temperature cools by $120^{\circ}C$. The thermal shutdown is designed with a $30^{\circ}C$ hysteresis to lower the average junction temperature during continuous thermal overload conditions, extending lifetime of the device.

PWM Soft-Stop

At the moment of shutdown controlled by EN signal, the APW7256 initiates a soft-stop process in converter to discharge the output voltage in the output capacitors. Certainly, the load current also discharges the output voltage. During soft-stop, the internal voltage ramp (V_{RAMP}) falls down to replace the reference voltage. The low side MOSFET turns on each cycle to discharge the output voltage. Therefore, the output voltage falls down slowly at the light load. After the soft-stop interval elapses, the soft-stop process ends and the converter turns off.

Power OK Indicator

POK is actively held low in shutdown and soft-start status. In the soft-start process, the POK is an open-drain, after CH2 of Converter is ready, the POK is released.

Application Information

Input Capacitor Selection

The buck converters in APW7256 have a pulsating input current, a low ESR input capacitor is required. This results in the best input voltage filtering, minimizing the interference with other circuits caused by high input voltage spikes. Also, the input capacitor must be sufficiently large to stabilize the input voltage during heavy load transients. For good input voltage filtering, usually a 22μF input capacitor is sufficient. It can be increased without any limit for better input-voltage filtering. Ceramic capacitors show better performance because of the low ESR value, and they are less sensitive against voltage transients and spikes compared to tantalum capacitors. Place the input capacitor as close as possible to the VCC1, VCC2 to GND pin of the device for better performance.

The LDO regulator in APW7256 requires proper input capacitors to supply surge current during stepping load transients to prevent the input rail from dropping. Because the parasitic inductor from the voltage sources or other bulk capacitors to the VCC3 limit the slew rate of the surge current, place the Input capacitors near VCC3 as close as possible. Input capacitors should be larger than 1μF and a minimum ceramic capacitor of 1μF is necessary.

Inductor Selection

For high efficiencies, the inductor should have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a higher impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. A reasonable starting point for setting ripple current, ΔI_L , is 40% of maximum output current. The recommended inductor value can be calculated as below:

$$L \geq \frac{V_{OUT}(1 - \frac{V_{OUT}}{V_{IN}})}{F_{SW} \cdot \Delta I_L}$$

$$I_{L(MAX)} = I_{OUT(MAX)} + 1/2 \times \Delta I_L$$

To avoid the saturation of the inductor, the inductor should be rated at least for the maximum output current of the converter plus the inductor ripple current.

Output Voltage Setting

In the adjustable version, the output voltage is set by a resistive divider. The external resistive divider is connected to the output, allowing remote voltage sensing as shown in "Typical Application Circuits". The output voltage can be calculated as below:

$$V_{OUT1} = V_{REF} \cdot (1 + \frac{R1}{R3}) = 0.6 \cdot (1 + \frac{R1}{R3})$$

Output Capacitor

The buck converter in APW7256 allows the use of tiny ceramic capacitors. The higher capacitor value provides the good load transients response. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. If required, tantalum capacitors may be used as well. The output ripple is the sum of the voltages across the ESR and the ideal output capacitor.

$$\Delta V_{OUT} \cong \frac{V_{OUT} \cdot (1 - \frac{V_{OUT}}{V_{IN}})}{F_{SW} \cdot L} (ESR + \frac{1}{8 \cdot F_{SW} \cdot C_{OUT}})$$

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size. The LDO regulator in APW7256 needs a proper output capacitor to maintain circuit stability and improve transient response over temperature and current. In order to insure the circuit stability, the proper output capacitor value should be larger than 1μF. With X5R and X7R dielectrics, 1μF is sufficient at all operating temperatures. Large output capacitor value can reduce noise and improve load-transient response and PSRR.

Application Information


Layout Consideration

The layout is an important step in the design; especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show noise problems and duty cycle jitter.

1. The input capacitor should be placed close to the VCC1, VCC2, VCC3 and GND. Connecting the capacitor and VCC1, VCC2, VCC3 to GND with short and wide trace without any via holes for good input voltage filtering. The distance between VCC1, VCC2, VCC3 to GND to capacitor less than 2mm respectively is recommended.
2. To minimize copper trace connections that can inject noise into the system, the inductor should be placed as close as possible to the LX1, LX2, LX3 pin to minimize the noise coupling into other circuits.
3. The output capacitor should be placed close to LX1, LX2, LX3 and GND.
4. Since the feedback pin and network is a high impedance circuit the feedback network should be routed away from the inductor. The feedback pin and feedback network should be shielded with a ground plane or trace to minimize noise coupling into this circuit.
5. A star ground connection or ground plane minimizes ground shifts and noise is recommended.
6. To place regulator of output capacitors near the load is good for performance.

Package Information


TQFN3x3-20



SYMBOL	TQFN3x3-20			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
A3	0.20 REF		0.008 REF	
b	0.15	0.25	0.006	0.010
D	2.90	3.10	0.114	0.122
D2	1.50	1.80	0.059	0.071
E	2.90	3.10	0.114	0.122
E2	1.50	1.80	0.059	0.071
e	0.40 BSC		0.016 BSC	
L	0.30	0.50	0.012	0.020
K	0.20		0.008	
aaa	0.08		0.003	

Note : 1. Followed from JEDEC MO-220 WEEE

Carrier Tape & Reel Dimensions



Application	A	H	T1	C	d	D	W	E1	F
TQFN3x3-20	330±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.30±0.20	3.30±0.20	1.00±0.20


(mm)

Devices Per Unit


Package Type	Unit	Quantity
TQFN3x3-20	Tape & Reel	3000

Taping Direction Information

TQFN3x3-20



Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak Temperature min (T_{smin}) Temperature max (T_{smax}) Time (T_{smin} to T_{smax}) (t_s)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T_{smax} to T_P)	3 °C/second max.	3°C/second max.
Liquidous temperature (T_L) Time at liquidous (t_L)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (T_P)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t_P)** within 5°C of the specified classification temperature (T_C)	20** seconds	30** seconds
Average ramp-down rate (T_P to T_{smax})	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperature (T_P) is defined as a supplier minimum and a user maximum. ** Tolerance for time at peak profile temperature (t_P) is defined as a supplier minimum and a user maximum.		

Table 1. SnPb Eutectic Process – Classification Temperatures (T_C)

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (T_C)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ $T_j=125^{\circ}\text{C}$
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
HBM	MIL-STD-883-3015.7	VHBM ≥ 2KV
MM	JESD-22, A115	VMM ≥ 200V
Latch-Up	JESD 78	10ms, $I_{tr} \geq 100\text{mA}$

Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,

Hsin-Chu, Taiwan, R.O.C.

Tel : 886-3-5642000

Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,

Sindian City, Taipei County 23146, Taiwan

Tel : 886-2-2910-3838

Fax : 886-2-2917-3838

