

Single Buck Voltage Mode PWM Controller

Features

- Wide 5V to 12V Supply Voltage
- Power-On-Reset Monitoring on VCC
- **Excellent Output Voltage Regulations**
 - 0.8V Internal Reference
 - ±1% Over-Temperature Range
- · Integrated Soft-Start
- Voltage Mode PWM Operation with External Compensation
- Up to 90% Duty Ratio for Fast Transient Response
- Constant Switching Frequency
 - 300kHz ±10%
- 9V Driver Voltage for BOOT Supply with Internal Bootstrap Diode
- Drive Dual Low Cost N-MOSFETs with Adaptive Dead-Time Control
- · 50% Under-Voltage Protection
- · 125% Over-Voltage Protection
- Adjustable Over-Current Protection Threshold
 - Using the R_{DS(ON)} of Low-Side MOSFET
- · Shutdown Control by COMP
- Power Good Monitoring (TDFN-10 3mmx3mm Package Only)
- SOP-8P and TDFN3x3-10 Packages
- Lead Free and Green Devices Available (RoHS Compliant)

Applications

- Graphic Cards
- · DSL, Switch HUB
- · Wireless Lan
- Notebook Computer
- Mother Board
- LCD Monitor/TV


General Description

The APW8720B is a voltage mode, fixed 300kHz switching frequency, synchronous buck converter. The APW8720B allows wide input voltage that is either a single 5~12V or two supply voltage(s) for various applications. A power-on-reset (POR) circuit monitors the VCC supply voltage to prevent wrong logic controls. A built-in soft-start circuit prevents the output voltages from overshoot as well as limits the input current. An internal 0.8V temperature-compensated reference voltage with high accuracy is designed to meet the requirement of low output voltage applications. The APW8720B provides excellent output voltage regulations against load current variation.

The controller's over-current protection monitors the output current by using the voltage drop across the $R_{\scriptscriptstyle DS(ON)}$ of low-side MOSFET, eliminating the need for a current sensing resistor that features high efficiency and low cost. In addition, the APW8720B also integrates excellent protection functions: The over-voltage protection (OVP) , undervoltage protection (UVP). OVP circuit which monitors the FB voltage to prevent the PWM output from over-voltage, and UVP circuit which monitors the FB voltage to prevent the PWM output from under-voltage or short-circuit.

The APW8720B is available in SOP-8P and TDFN3x3-10 packages.


Simplified Application Circuit



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.




Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Pin Configuration



Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit	
V _{VCC}	VCC Supply Voltage (VCC to GND)		-0.3 ~ 16	V
W	BOOT Supply Voltage (BOOT to PHASE)		-0.3 ~ 16	V
V_{BOOT}	BOOT Supply Voltage (BOOT to GND)		-0.3 ~ 30	V
V	LICATE Valta va (LICATE ta DILIACE)	> 20ns	-0.3 ~ V _{BOOT} +0.3	V
V_{UGATE}	UGATE Voltage (UGATE to PHASE)	< 20ns	-5 ~ V _{BOOT} +5	V
V	LOATE Vallege (LOATE to CND)	> 20ns	-0.3 ~ V _{VCC} +0.3	V
V_{LGATE}	LGATE Voltage (LGATE to GND)	< 20ns	-5 ~ V _{VCC} +5	V
\/	DLIASE Voltage (DLIASE to CAID)	> 20ns	-0.3 ~ 16	V
V_{PHASE}	PHASE Voltage (PHASE to GND)	< 20ns	-5 ~ 21	V
	FB and COMP to GND		-0.3 ~ 7	V
	POK to GND		-0.3~V _{CC} +0.3	V
TJ	Maximum Junction Temperature		150	°C



Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
T _{STG}	Storage Temperature	-65 ~ 150	°C
T _{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
	Thermal Resistance -Junction to Ambient (Note 2) SOP-8P	60	°C/W
θ_{JA}	TDFN3x3-10	55	C/ VV

Note 2: θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air.

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit	
V _{IN}	VIN Supply Voltage	3.3 ~ 13.2	V	
V _{vcc}	VCC Supply Voltage	4.5 ~ 13.2	V	
V _{OUT}	Converter Output Voltage	0.8 ~ 5.5	V	
I _{OUT}	Converter Output Current	0 ~ 20	Α	
T _A	Ambient Temperature	-20 ~ 70	°C	
TJ	Junction Temperature	-20 ~ 125	°C	

Note 3: Refer to the application circuit for further information.

Electrical Characteristics

Refer to the typical application circuit. These specifications apply over $V_{VCC} = 12V$, $T_A = -20^{\circ}C$ to $70^{\circ}C$, unless otherwise noted. Typical values are at $T_A = 25^{\circ}C$.

Ol. a.l.	D	Total Constitutions	APW8720B			
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
INPUT SU	JPPLY VOLTAGE AND CURRENT		_			
I _{vcc}	VCC Supply Current (Shutdown Mode)	UGATE and LGATE open; COMP=GND	-	-	700	μΑ
	VCC Supply Current	UGATE and LGATE open	-	2	3	mA
POWER-0	ON-RESET(POR)					
	Rising VCC POR Threshold		3.8	4.1	4.4	V
	VCC POR Hysteresis		0.3	0.5	0.6	V
OSCILLA [*]	TOR		_			
Fosc	Oscillator Frequency		270	300	330	kHz
ΔV_{OSC}	Oscillator Sawtooth Amplitude (Note 4)	(1.2V~2.7V typical)	-	1.5	-	V
D _{MAX}	Maxim um Duty Cycle		-	-	90	%
REFEREN	NCE					
V_{REF}	Reference Voltage	T _A = -20 ~ 70°C	0.792	0.8	0.808	V
	Converter Line/Load Regulation (Note 4)	V _{CC} =4.5~13.2V, I _{OUT} = 0 ~ 20 A	-0.2	-	0.2	%

Copyright © ANPEC Electronics Corp.

www.anpec.com.tw



Electrical Characteristics (Cont.)

Refer to the typical application circuit. These specifications apply over V_{VCC} = 12V, T_A = -20°C to 70°C, unless otherwise noted. Typical values are at T_A = 25°C.

Symbol	Parameter	Toot Conditions	APW8720B			Unit
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
ERROR A	AMPLIFIER			•		
gm	Transconductance (Note 4)		-	667	-	μA/V
	Open-Loop Bandwidth (Note 4)	$R_L = 10k\Omega$, $C_L = 10pF$	-	20	-	MHz
	FB Input Leakage Current	V _{FB} = 0.8V	-	-	0.1	μА
	COMP High Voltage	R _L = OPEN	-	3	-	V
	COMP Low Voltage	R _L = OPEN	-	1.5	-	V
	Maximum COMP Source Current	V _{COMP} = 2V	-	200	-	
	Maximum COMP Sink Current	V _{COMP} = 2V	-	200	-	μΑ
GATE DR	IVERS					
	High-Side Gate Driver Source Current	$V_{BOOT\text{-}GND}$ = 9V, $V_{UGATE\text{-}PHASE}$ = 3V	-	1.0	-	Λ
	High-Side Gate Driver Sink Current	V _{BOOT-GND} = 9V, V _{UGATE-PHASE} = 3V	-	1.1	-	A
	Low-Side Gate Driver Source Current	V _{VCC} = 12V, V _{LGATE-GND} = 6V	-	1.5	-	۸
	Low-Side Gate Driver Sink Current	V _{VCC} = 12V, V _{LGATE-GND} = 6V	-	1.8	-	A
T _D	Dead-Time (Note 4)		-	30	-	ns
PROTEC	TIONS			•		
V_{FB_UV}	FB Under-Voltage Protection Trip Point	Percentage of V _{REF}	40	45	50	%
	Under-Voltage Debounce Interval		-	2	-	μs
	Under-Voltage Protection Enable Delay	The same as soft -start interval	1	1.5	2	ms
V_{FB_OV}	FB Over-Voltage Protection Trip Point	V _{FB} rising	115	125	135	%
	FB Over-Voltage Protection Hysteresis		-	5	-	%
	Over-Voltage Debounce Interval		-	2	-	μs
V _{OCP_MAX}	Built-in Maximum OCP Voltage		350	-	-	mV
I _{OCSET}	OCSET Current Source		9	10	11	μΑ
V _{ROCEST}	OCP Threshold Setting Range	V _{OCCSET-GND} Voltage, Over All Temperature	150	-	-	mV
SOFT-ST	ART					
V_{DISABLE}	Shutdown Threshold of V _{COMP}		-	-	0.4	V
T_{SS}	Internal Soft-Start Interval (Note 4)		1	1.5	2	ms
POWER (OK INDICATOR (POK) (ONLY FOR TDFN	3X3-10 PACKAGE)				
I _{POK}	POK Leakage Current	V _{POK} =5V	-	0.1	1	μΑ
		VFB is from low to target value (POK Goes High)	85	90	95	%
V_{POK}	POK Threshold	VFB Falling, POK Goes Low	45	50	55	%
		VFB Rising, POK Goes Low	120	125	130	%
	POK Delay Time		1	3	5	ms


Note 4: Guaranteed by design, not production tested.



Operating Waveforms


Refer to the typical application circuit. The test condition is V_{IN} =12V, T_A =25°C unless otherwise specified.

Power On




CH1: $V_{_{\rm IN'}}$ 5V/Div CH2: $V_{_{\rm OUT'}}$ 500mV/Div CH3: $V_{_{\rm UGATE'}}$ 10V/Div TIME: 1ms/Div

Power Off




CH1: $V_{\rm IN}$, 5V/Div CH2: $V_{\rm OUT}$, 500mV/Div CH3: $VU_{\rm GATE}$, 10V/Div TIME: 2ms/Div

Enable



CH1: V_{COMP'} 1V/Div CH2: V_{OUT}, 500mV/Div CH3: V_{PHASE}, 10V/Div TIME: 1ms/Div

Shutdown




CH1: $V_{\text{COMP'}}$ 1V/Div CH2: $V_{\text{OUT'}}$ 500mV/Div CH3: $V_{\text{PHASE'}}$ 10V/Div TIME: 2ms/Div



Operating Waveforms (Cont.)


Refer to the typical application circuit. The test condition is V_{IN} =12V, T_A =25°C unless otherwise specified.

Over-Current Protection




CH1: V_{OUT} , 500mV/Div CH2: I_L ,10A/Div TIME: 5ms/Div

Under-Voltage Protection




CH1: V_{OUT} , 500mV/Div CH2: I_L ,10A/Div TIME: 5ms/Div

UGATEFalling



CH1: V_{UGATE}, 20V/Div CH2: V_{LGATE},10V/Div CH3: V_{PHASE},10V/Div TIME: 50ns/Div

UGATE Rising




CH1: V_{UGATE} , 20V/Div CH2: V_{LGATE} , 10V/Div CH3: V_{PHASE} , 10V/Div TIME: 50ns/Div




Operating Waveforms (Cont.)

Refer to the typical application circuit. The test condition is V_{IN} =12V, T_A =25°C unless otherwise specified.



CH1: V_{OUT} , 500mV/Div CH2: V_{POK} , 5V/Div TIME: 1ms/Div



CH1: $V_{\text{OUT'}}$ 50mV/Div, AC

CH2: I_{OUT}, 5A/Div TIME: 200μs/Div




Pin Description

	PIN			
N	10.		FUNCTION	
SOP-8P	TDFN3x3-10	NAME		
1	1	воот	This pin provides the bootstrap voltage to the high-side gate driver for driving the N-channel MOSFET. An external capacitor from PHASE to BOOT, an internal diode, and the boot supply voltage (9V), generates the bootstrap voltage for the high-side gate driver (UGATE).	
2	2	UGATE	High-side Gate Driver Output. This pin is the gate driver for high-side MOSFET	
3	4	GND	Signal and Power ground. Connecting this pin to system ground.	
4	5	LGATE	Low-side Gate Driver Output and Over-Current Setting Input. This pin is the gate driver for low-side MOSFET. It also used to set the maximum inductor current. Refer to the section in "Function Description" for detail.	
5	6	VCC	Power Supply Input. Connect a nominal 5V to 12V power supply voltage to this pin. A power-on-reset function monitors the input voltage at this pin. It is recommended that a decoupling capacitor (1 to 10μF) is connected to GND for noise decoupling.	
6	7	FB	Feedback Input of Converter. The converter senses feedback voltage via FB and regulates the FB voltage at 0.8V. Connecting FB with a resistor-divider from the output sets the output voltage of the converter.	
7	8	СОМР	This is a multiplexed pin. During soft-start and normal converter operation, this pin represents the output of the error amplifier. It is used to compensate the regulation control loop in combination with the FB pin. Pulling COMP low (V _{DISABLE} = 0.4V max.) will shut down the controller. When the pull-down device is released, the COMP pin will start to rise. When the COMP pin rises above the V _{DISABLE} trip point, the APW8720B will begin a new initialization and soft-start cycle.	
8	3	PHASE	This pin is the return path for the high-side gate driver. Connecting this pin to the high-side MOSFET source and connect a capacitor to BOOT for the bootstrap voltage. This pin is also used to monitor the voltage drop across the low-side MOSFET for over-current protection.	
9 (Exposed Pad)	11 (Exposed Pad)	GND	Thermal Pad. Connect this pad to the system ground plan for good thermal conductivity.	
-	9	POK	POK is an open drain output used to indicate the status of the output voltage. Connect the POK pin to 5 to 12V through a pull-high resistor.	
-	10	NC	No Connect	




Block Diagram






Typical Application Circuit

1. APW8720B 12V Application Circuit



2. APW8720B 5V Application Circuit



Note: Power OK Indicator (POK) (only for TDFN3x3-10 package).



Function Description

Power-On-Reset (POR)

The Power-On-Reset (POR) function of APW8720B continually monitors the input supply voltage (VCC) and ensures that the IC has sufficient supply voltage and can work well. The POR function initiates a soft-start process while the VCC voltage just exceeds the POR threshold; the POR function also inhibits the operations of the IC while the VCC voltage falls below the POR threshold.

Soft-Start

The APW8720B builds in a soft-start function about 1.5ms (Typ.) interval, which controls the output voltage rising as well as limiting the current surge at the start-up. During soft-start, an internal ramp voltage connected to the one of the positive inputs of the error amplifier replaces the reference voltage (0.8V typical) until the ramp voltage reaches the reference voltage. The soft-start circuit interval is shown as figure 1. The UVP function enable delay is from t2 to t3.




Figure 1. Soft-Start Interval

Over-Current Protection of the PWM Converter

The over-current function protects the switching converter against over-current or short-circuit conditions. The controller senses the inductor current by detecting the drainto-source voltage which is the product of the inductor's current and the on-resistance of the low-side MOSFET during it's on-state. This method enhances the converter's efficiency and reduces cost by eliminating a current sensing resistor required.

A resistor (R $_{\rm OCSET}$), connected from the LGATE/OCSET to GND, programs the over-current trip level. Before the IC initiates a soft-start process, an internal current source, I $_{\rm OCSET}$ (10 μ A typical), flowing through the R $_{\rm OCSET}$ develops a voltage (V $_{\rm ROCSET}$) across the R $_{\rm OCSET}$. The device holds V $_{\rm ROCSET}$ and stops the current source I $_{\rm OCSET}$ during normal operation. When the voltage across the low-side MOSFET exceeds the V $_{\rm ROCSET}$, the APW8720B turns off the high-side and low-side MOSFET,and the device will enters hiccup mode until the over-current phenomenon is released.

For avoid large inductor current occurring in short circuit before power on, the controller reduces internal current source, $I_{\rm ocset}$, to half during soft start time.

It means that when APW8720B is in soft start interval, the internal current source, $I_{\rm ocset}$, is only $5\mu A$ (typical).

The APW8720B has an internal OCP voltage, $V_{\text{OCP_MAX}}$, and the value is 0.35V (minimum). When the R_{OCSET} x I_{OCSET} exceed 0.35V or the R_{OCSET} is floating or not connected, the V_{ROCSET} will be the default value 0.35V. The over current threshold would be 0.35V across low-side MOSFET. The threshold of the valley inductor current-limit is therefore given by:

$$I_{LIMIT} = \frac{I_{OCSET} \times R_{OCSET}}{R_{DS(ON)}(low - side)}$$

For the over-current is never occurred in the normal operating load range, the variation of all parameters in the above equation should be considered:

- The $R_{\rm DS(ON)}$ of low-side MOSFET is varied by temperature and gate to source voltage. Users should determine the maximum $R_{\rm DS(ON)}$ by using the manufacturer's datasheet
- The minimum I $_{\text{OCSET}}$ (9 $\mu\text{A})$ and minimum R $_{\text{OCSET}}$ should be used in the above equation.
- Note that the I_{LIMIT} is the current flow through the lowside MOSFET; I_{LIMIT} must be greater than valley inductor current which is output current minus the half of inductor ripple current.



Function Description (Cont.)

Over-Current Protection of the PWM Converter(Cont.)

$$I_{LIMIT} > I_{OUT(MAX)} - \frac{\Delta I}{2}$$

Where ΔI = output inductor ripple current

 The overshoot and transient peak current also should be considered.

Under-Voltage Protection

The under-voltage function monitors the voltage on FB (V_{FB}) by Under-Voltage (UV) comparator to protect the PWM converter against short-circuit conditions. When the V_{FB} falls below the falling UVP threshold (50% V_{REF}), a fault signal is internally generated and the device turns off highside and low-side MOSFETs. The device will enters hiccup mode until the under-voltage phenomenon is released.

Over-Voltage Protection (OVP) of the PWM Converter

The over-voltage protection monitors the FB voltage to prevent the output from over-voltage condition. When the output voltage rises above 125% of the nominal output voltage, the APW8720B turns off the high-side MOSFET and turns on the low-side MOSFET until the output voltage falls below the falling OVP threshold.

Shutdown and Enable

The APW8720B can be shut down or enabled by pulling low the voltage on COMP. The COMP is a dual-function pin. During normal operation, this pin represents the output of the error amplifier. It is used to compensate the regulation control loop in combination with the FB pin. Pulling the COMP low ($V_{\text{DISABLE}} = 0.4V$ maximum) places the controller into shutdown mode which UGATE and LGATE are pulled to PHASE and GND respectively. When the pull-down device is released, the COMP voltage will start to rise. When the COMP voltage rises above the V_{DISABLE} threshold, the APW8720B will begin a new initialization and soft-start process.

Adaptive Shoot-Through Protection of the PWM Converter

The gate drivers incorporate an adaptive shoot-through protection to prevent high-side and low-side MOSFETs from conducting simultaneously and shorting the input supply. This is accomplished by ensuring the falling gate has turned off one MOSFET before the other is allowed to rise

During turn-off the low-side MOSFET, the LGATE voltage is monitored until it is below 1.5V threshold, at which time the UGATE is released to rise after a constant delay. During turn-off of the high-side MOSFET, the UGATE-to-PHASE voltage is also monitored until it is below 1.5V threshold, at which time the LGATE is released to rise after a constant delay.

Power OK Indicator

The APW8720B features an open-drain POK output pin to indicate one of the IC's working statuses including soft-start, under-voltage fault, over-current fault.

In normal operation, when the output voltage rises 90% of its target value, the POK goes high. When the output voltage outruns 50% or 125% of the target voltage, POK signal will be pulled low immediately.



Application Information

Output Voltage Selection

The output voltage can be programmed with a resistive divider. Use 1% or better resistors for the resistive divider is recommended. The FB pin is the inverter input of the error amplifier, and the reference voltage is 0.8V. The output voltage is determined by:

$$V_{OUT} = 0.8 \times \left(1 + \frac{R_1}{R_2}\right)$$

Where R1 is the resistor connected from V_{OUT} to FB and R2 is the resistor connected from FB to the GND.

Output Capacitor Selection

The selection of C_{OUT} is determined by the required effective series resistance (ESR) and voltage rating rather than the actual capacitance requirement. Therefore, selecting high performance low ESR capacitors is intended for switching regulator applications. In some applications, multiple capacitors have to be paralleled to achieve the desired ESR value. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately $\rm I_{out}/2$ where $\rm I_{out}$ is the load current. During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

For high frequency decoupling, a ceramic capacitor between $0.1\mu F$ to $1\mu F$ can connect between VCC and ground pin.

Inductor Selection

The inductance of the inductor is determined by the output voltage requirement. The larger the inductance, the lower the inductor's current ripple. This will translate into lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{F_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}}$$

where Fs is the switching frequency of the regulator.

$$\Delta V_{OUT} = I_{RIPPLE} \times ESR$$

A tradeoff exists between the inductor's ripple current and the regulator load transient response time. A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current and vice versa. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current.

Once the inductance value has been chosen, selecting an inductor is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is make of ferrite, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

Compensation

The output LC filter of a step down converter introduces a double pole, which contributes with -40dB/decade gain slope and 180 degrees phase shift in the control loop. A compensation network between COMP pin and ground should be added. The simplest loop compensation network is shown in Figure 5.

The output LC filter consists of the output inductor and output capacitors. The transfer function of the LC filter is given by:

$$\text{GAIN}_{\text{LC}} = \frac{1 + s \times \text{ESR} \times C_{\text{OUT}}}{s^2 \times L \times C_{\text{OUT}} + s \times \text{ESR} \times C_{\text{OUT}} + 1}$$

The poles and zero of this transfer function are:

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$

The FLC is the double poles of the LC filter, and FESR is the zero introduced by the ESR of the output capacitor.



Application Information (Cont.)

Compensation (Cont.)




Figure 2. The Output LC Filter




Figure 3. The LC Filter Gain & Frequency

The PWM modulator is shown in Figure 4. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given by:




Figure 4. The PWM Modulator

The compensation circuit is shown in Figure 5. R2 and C2 introduce a zero and C1 introduces a pole to reduce the switching noise. The transfer function of error amplifier is given by:

$$\begin{split} \text{GAIN}_{\text{AMP}} = & \text{gm} \times Z_{\text{O}} = \text{gm} \times \left[\left(\text{R2} + \frac{1}{\text{sC2}} \right) \! / \! / \frac{1}{\text{sC1}} \right] \\ = & \text{gm} \times \frac{\left(\text{s} + \frac{1}{\text{R2} \times \text{C2}} \right)}{\text{s} \times \left(\text{s} + \frac{\text{C2} + \text{C1}}{\text{R2} \times \text{C1} \times \text{C2}} \right) \! \times \text{C1}} \end{split}$$

The pole and zero of the compensation network are:

$$F_{p} = \frac{1}{2 \times \pi \times R2 \times \frac{C1 \times C2}{C1 + C2}}$$

$$F_{Z} = \frac{1}{2 \times \pi \times R2 \times C2}$$

$$V_{OUT}$$

$$R1$$

$$FB$$

$$V_{REF}$$

$$R2$$

$$COMP$$

$$R2$$

$$C$$

$$C$$

$$C$$

Figure 5. Compensation Network

The closed loop gain of the converter can be written as:

$$\mathsf{GAIN}_{LC} \times \mathsf{GAIN}_{PWM} \times \frac{R3}{R1 + R3} \times \mathsf{GAIN}_{AMP}$$

Figure 6 shows the converter gain and the following guidelines will help to design the compensation network.

1. Select the desired zero crossover frequency F_o:

$$(1/5 \sim 1/10) \times F_{sw} > F_o > F_z$$

Use the following equation to calculate R2:

$$R2 = \frac{\Delta V_{\text{OSC}}}{V_{\text{IN}}} \times \frac{F_{\text{ESR}}}{F_{\text{LC}}2} \times \frac{R1 + R3}{R3} \times \frac{F_{\text{O}}}{gm}$$

Where:

$$gm = 667\mu A/V$$



Application Information (Cont.)

Compensation (Cont.)

2. Place the zero F_z before the LC filter double poles F_{LC} : $F_z = 0.75 \times F_{LC}$

Calculate the C2 by the equation:

$$C2 = \frac{1}{2 \times \pi \times R2 \times 0.75 \times F_{LC}}$$

3. Set the pole at the half the switching frequency:

$$F_p = 0.5xF_{sw}$$

Calculate the C1 by the equation:

$$C1 = \frac{C2}{\pi \times R2 \times C2 \times F_{SW} - 1}$$




Figure 6. Converter Gain & Frequency

MOSFET Selection

The selection of the N-channel power MOSFETs is determined by the $R_{\scriptscriptstyle DS(ON)}$, reverse transfer capacitance $(C_{\scriptscriptstyle RSS})$, and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following equations:

$$P_{\text{UPPER}} = I_{\text{OUT}}^{2} (1 + \text{TC})(R_{\text{DS(ON)}})D + (0.5)(I_{\text{out}})(V_{\text{IN}})(t_{\text{sw}})F_{\text{SW}}$$

$$P_{\text{LOWER}} = I_{\text{OUT}}^{2} (1 + \text{TC})(R_{\text{DS(ON)}})(1 - D)$$

where I_{OUT} is the load current

TC is the temperature dependency of R_{DS(ON)}

F_{sw} is the switching frequency

 t_{sw} is the switching interval

D is the duty cycle

Note that both MOSFETs have conduction losses while the upper MOSFET includes an additional transition loss. The switching internal, $t_{\rm sw}$, is the function of the reverse transfer capacitance $C_{\rm RSS}$. Figure 7 illustrates the switching waveform internal of the MOSFET.

The (1+TC) term factors in the temperature dependency of the $R_{\rm DS(ON)}$ and can be extracted from the " $R_{\rm DS(ON)}$ vs Temperature" curve of the power MOSFET.




Figure 7. Switching Waveform Across MOSFET

Layout Consideration

In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator. With power devices switching at 300kHz, the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the PWM MOSFET. Before turn-off, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is free-wheeling by the lower MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed circuit traces should minimize interconnecting imped



Application Information (Cont.)

Layout Consideration (Cont.)

ances and the magnitude of voltage spike. And signal and power grounds are to be kept separate till combined using ground plane construction or single point grounding. Figure 8. illustrates the layout, with bold lines indicating high current paths; these traces must be short and wide. Components along the bold lines should be placed lose together. Below is a checklist for your layout:

- Keep the switching nodes (UGATE, LGATE, and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible.
- The traces from the gate drivers to the MOSFETs (UG and LG) should be short and wide.
- Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node.
- Decoupling capacitor, compensation component, the resistor dividers, and boot capacitors should be close their pins. (For example, place the decoupling ceramic capacitor near the drain of the high-side MOSFET as close as possible. The bulk capacitors are also placed near the drain).
- The input capacitor should be near the drain of the upper MOSFET; the output capacitor should be near the loads. The input capacitor GND should be close to the output capacitor GND and the lower MOSFET GND.
- The drain of the MOSFETs (V $_{\rm IN}$ and PHASE nodes) should be a large plane for heat sinking.
- The $\rm R_{\rm OCSET}$ resistance should be placed near the IC as close as possible.





Figure 8. Layout Guidelines



Package Information

SOP-8P



Ş	SOP-8P					
S≻MBO_	MILLIM	ETERS	INCHES			
Ď	MIN.	MAX.	MIN.	MAX.		
Α		1.60		0.063		
A1	0.00	0.15	0.000	0.006		
A2	1.25		0.049			
b	0.31	0.51	0.012	0.020		
С	0.17	0.25	0.007	0.010		
D	4.80	5.00	0.189	0.197		
D1	2.50	3.50	0.098	0.138		
Е	5.80	6.20	0.228	0.244		
E1	3.80	4.00	0.150	0.157		
E2	2.00	3.00	0.079	0.118		
е	1.27	BSC	0.050	BSC		
h	0.25	0.50	0.010	0.020		
L	0.40	1.27	0.016	0.050		
θ	0°	8°	0°	8°		
aaa	0.	10	0.00)4		

Note: 1. Followed from JEDEC MS-012 BA.


Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.

^{3.} Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.



Package Information

TDFN3x3-10




Ş	TDFN3x3-10					
\$ ₹ \$ \$0_	MILLIM	ETERS	INCH	IES		
P	MIN.	MAX.	MIN.	MAX.		
Α	0.70	0.80	0.028	0.031		
A1	0.00	0.05	0.000	0.002		
A3	0.20	REF	0.008	REF		
b	0.18	0.30	0.007	0.012		
D	2.90	3.10	0.114	0.122		
D2	2.20	2.70	0.087	0.106		
Е	2.90	3.10	0.114	0.122		
E2	1.40	1.75	0.055	0.069		
е	0.50	0.50 BSC		BSC		
L	0.30	0.50	0.012	0.020		
K	0.20		0.008			
aaa	0.0	08	0.00)3		

Note: 1. Followed from JEDEC MO-229 VEED-5.



Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
SOP-8P	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.40±0.20	5.20±0.20	2.10±0.20
Application	Α	Н	T1	С	d	D	W	E1	F
	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
TDFN3x3-10	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.30±0.20	3.30±0.20	1.30±0.20

(mm)


Devices Per Unit

Package Type	Unit	Quantity
SOP-8P	Tape & Reel	2500
TDFN3x3-10	Tape & Reel	3000




Taping Direction Information

SOP-8P




TDFN3x3-10





Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak Temperature min (T _{smin}) Temperature max (T _{smax}) Time (T _{smin} to T _{smax}) (t _s)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3 °C/second max.
Liquidous temperature (T _L) Time at liquidous (t _L)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (T _p)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t _P)** within 5°C of the specified classification temperature (T _c)	20** seconds	30** seconds
Average ramp-down rate (T _p to T _{smax})	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.

Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.



Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³
Thickness	<350	^з 350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _j =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM≧2KV
MM	JESD-22, A115	VMM≧200V
Latch-Up	JESD 78	$10ms$, $1_{tr} \ge 100mA$

Customer Service

Anpec Electronics Corp.

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838