

1.5MHz, 1A Synchronous Buck Regulator

Features

- 1A Output Current
- Wide 2.7V~5.5V Input Voltage
- Fixed 1.5MHz Switching Frequency
- Low Dropout Operating at 100% duty cycle
- Low 25mA Quiescent Current
- Integrate Synchronous Rectifier
- 0.6V Low Reference Voltage
- <0.5mA Input Current during Shutdown</p>
- Current-Mode Operation with Internal Compensation
 - Stable with Ceramic Output Capacitors
 - Fast Line Transient Response
- Over-Voltage Protection
- Under Voltage Protection
- Over-Temperature Protection with Hysteresis
- Available in a TSOT-23-6A Package
- Halogen and Lead Free Available (RoHS Compliant)

General Description


The APW8824 is a high efficiency monolithic synchronous buck regulator. APW8824 operates with a constant 1.5MHz switching frequency and using the inductor current as a controlled quantity in the current mode architecture. The 2.7V to 5.5V input voltage range makes the APW8824 ideally suited for single Li-lon battery powered applications. 100% duty cycle provides low dropout operation, extending battery life in portable electrical devices. The internally fixed 1.5MHz operating frequency allows the use of small surface mount inductors and capacitors. The synchronous switches included inside increase the efficiency and eliminate the need for an external Schottky diode.

The APW8824 is available in TSOT-23-6A package

Applications

- HD STB
- BT Mouse
- PND Instrument
- Portable Instrument


Simplified Application Circuit



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.




Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or CI does not exceed 900ppm by weight in homogeneous material and total of Br and CI does not exceed 1500ppm by weight).

Pin Configuration



Absolute Maximum Ratings (Note 1)

Symbol	Parameter		Rating	Unit
V _{IN}	Input Bias Supply Voltage (VIN t	Input Bias Supply Voltage (VIN to GND)		V
	EN, FB, LX and PG to GND Voltage		-0.3 ~ V _{IN} +0.3	V
V		<30ns pulse width	-3 ~ 8	v
V_{LX}	LX Voltage (LX to GND) >30ns pulse width	-0.3 ~ V _{IN} +0.3	v	
	Maximum Junction Temperature		150	°C
T _{STG}	Storage Temperature		-65 ~ 150	°C
T_{SDR}	Maximum Lead Soldering Temp	erature (10 Seconds)	260	°C

Note 1: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Thermal Characteristics

	Symbol	Parameter	Typical Value	Unit
Γ	θ_{JA}	Junction-to-Ambient Resistance in free air (Note 2)	220	°C/W

Note 2: θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air.

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit
V _{IN}	Input Bias Supply Voltage (VIN to GND)	2.7 ~ 5.5	V
V _{OUT}	Converter Output Voltage	0.6 ~ V _{IN}	V
I _{OUT}	Converter Output Current	0 ~ 1	А
L1	Converter Output Inductor	1.0 ~ 10	μH
C _{IN}	Converter Input Capacitor	10 ~ 100	μF
C _{OUT}	Converter Output Capacitor	10 ~ 100	μF
T _A	Ambient Temperature	-40 ~ 85	°C
TJ	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the application circuit for further information

Electrical Characteristics

Unless otherwise specified, these specifications apply over V_{IN}=3.6V and T_A= -40 ~ 85 °C. Typical values are at T_A=25°C.

Cumb al	Parameter	Test Conditions		APW882		11
Symbol	Parameter	Test Conditions	Min	Тур	Max	Jax Unit
SUPPLY	Y VOLTAGE AND CURRENT		•			
V_{IN}	Input Voltage Range		2.7	-	5.5	V
I _{DD}	Quiescent Current	V _{FB} = 0.66V	-	25	40	μΑ
I _{SD}	Shutdown Input Current	EN = GND	-	-	0.5	μΑ
POWER	R-ON-RESET (POR) and LOCKOU	T VOLTAGE THRESHOLDS		•		
	UVLO Threshold		2.1	2.35	2.6	V
	UVLO Hysteresis		-	0.1	-	V
REFER	ENCE VOLTAGE					
V _{REF}	Reference Voltage	$T_A = 25 ^{\circ}C$	0.594	0.6	0.606	V
VREF	Reference voltage	$T_A = -40 \sim 85 ^{\circ}C, T_J = -40 \sim 125 ^{\circ}C$	0.591	-	0.609	V
	Output Voltage Accuracy	$0A < I_{OUT} < 1A, V_{IN} > 3.6V, T_{J} = 25 \ ^{\circ}C$	-1.5	-	+1.5	%
I_{FB}	FB Input Current		-50	-	50	nA
INTERN	IAL POWER MOSFETS					
F_{SW}	Switching Frequency	V _{FB} = 0.6V	1.2	1.5	1.8	MHz
$R_{\text{P-FET}}$	Main Switch ON Resistance	I _{LX} =200mA	-	0.28	0.35	Ω
$R_{N\text{-}FET}$	Synchronous Switch ON Resistance	I _{LX} =200mA	-	0.25	0.32	Ω
	N-FET Switch Leakage Current	$V_{RUN} = GND, V_{LX} = 5V$	-0.1	-	0.1	μA
	P-FET Switch Leakage Current	$V_{RUN} = GND, V_{LX} = 0V$	-0.1	-	0.1	μA



Electrical Characteristics


Unless otherwise specified, these specifications apply over V_{IN}=3.6V and T_A= -40 ~ 85 °C. Typical values are at T_A=25°C.


Sumbel	Parameter	ter Test Conditions		APW8824			
Symbol	Parameter	Test Conditions	Min	Тур	Max	ax Unit	
INTERN	AL POWER MOSFETS						
	Dead-time	(Note 4)	-	5	-	ns	
	Duty Cycle		0	-	100	%	
PROTE	CTION	•	•	•	•	•	
I _{LIM}	Maximum Inductor Current Limit	I _{P-FET} , 2.7V V _{IN} 6V	2	2.5	3	Α	
	N-FET Negative Current Limit		-	1	-	Α	
V _{OVP}	Over Voltage Protection Threshold		115	120	125	%V _{REI}	
	OVP Debounce Time		-	20	-	μs	
V _{UVP}	Under Voltage Protection Threshold		57	66	75	%V _{RE}	
	UVP Debounce Time		-	15	-	μs	
		PG in from Lower (PG Goes High)	87	90	93	$%V_{RE}$	
	PG Threshold	PG Low Hysteresis (PG Goes Low)	-	3	-	$%V_{RE}$	
	PG Threshold	PG in from Higher (PG Goes High)	115	120	125	$%V_{RE}$	
		PG High Hysteresis (PG Goes Low)	-	3	-	$%V_{RE}$	
	PG High to Low debounce time (V _{OUT} under shoot)		-	60	-	μs	
	PG High to Low debounce time $(V_{OUT} \text{ over shoot})$		-	80	-	μs	
T _{OTP}	Over-Temperature Protection	T _J Rising	-	150	-	°C	
START-	UP AND SHUTDOWN	·		-	-		
T_{SS}	Soft-start Duration	(Note 4)	-	0.7	-	ms	
	EN Input High Threshold	V _{IN} = 2.7V~5.5V	-	-	1.5	V	
	EN Input Low Threshold	V _{IN} = 2.7V~5.5V	0.4	-	-	V	
	EN Leakage Current	$V_{EN} = 5V, V_{IN} = 5V$	-1	-	1	μA	
	Power Good Pull Low Resistance		-	200	-	Ω	


Note 4: Guaranteed by design, not production tested.




Typical Operating Characteristics












Operating Waveforms


Refer to the typical application circuit. The test condition is V_{IN} =5V, T_A = 25°C unless otherwise specified.





Operating Waveforms (Cont.)

Refer to the typical application circuit. The test condition is V_{IN} =5V, T_A = 25°C unless otherwise specified.




TIME: 20µs/Div



Pin Description


PI	N	Function
NO.	NAME	Function
1	EN	Enable Control Input. Forcing this pin above 1.5V enables the device. Forcing this pin below 0.4V shuts it down. In shutdown, all functions are disabled to decrease the supply current below 0.5μ A. Do not leave EN pin floating.
2	GND	Power and Signal Ground.
3	LX	Switch Node Connected to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFETs switches.
4	VIN	Device and Converter Supply Pin. Must be closely decoupled to GND with a $10\mu F$ or greater ceramic capacitor.
5	PG	Power Good Output. This pin is open-drain logic output that is pulled to ground when the output voltage is not within 10% of regulation point.
6	FB	Feedback Input Pin. The buck regulator senses feedback voltage via FB and regulates the FB voltage at 0.6V. Connecting FB with a resistor-divider from the output sets the output voltage of the buck converter.

Block Diagram





Typical Application Circuits





Function Description

Main Control Loop

The APW8824 is a constant frequency, synchronous rectifier and current-mode switching regulator. In normal operation, the internal P-channel power MOSFET is turned on each cycle. The peak inductor current which ICMP turn off the P-FET is controlled by the voltage on the COMP node, which is the output of the error amplifier (EAMP). An external resistive divider connected between VOUT and ground allows the EAMP to receive an output feedback voltage VFB at FB pin. When the load current increases, it causes a slightly decrease in VFB relative to the 0.6V reference, which in turn causes the COMP voltage to increase until the average inductor current matches the new load current.

Under-Voltage Lockout

An under-voltage lockout function prevents the device from operating if the input voltage on VIN is lower than approximately 2.35V. The device automatically enters the shutdown mode if the voltage on VIN drops below approximately 2.35V. This under-voltage lockout function is implemented in order to prevent the malfunctioning of the converter.

Soft-start

The APW8824 has a built-in soft-start to control the output voltage rise during start-up. During soft-start, an internal ramp voltage, connected to the one of the positive inputs of the error amplifier, raises up to replace the reference voltage (0.6V typical) until the ramp voltage reaches the reference voltage. Then the voltage on FB regulated at reference voltage.

Enable/Shutdown

Driving EN to ground places the APW8824 in shutdown mode. When in shutdown, the internal power MOSFETs turn off, all internal circuitry shuts down and the quiescent supply current reduces to 0.5µA maximum.

Pulse Frequency Modulation Mode (PFM)

The APW8824 is a fixed frequency PWM peak current mode control step-down converter. At light loads, the APW8824 will automatically enter in pulse frequency mode operation to reduce the dominant switching losses. In PFM operation, the inductor current may reach zero or reverse on each pulse. A zero current comparator turn off the N-FET, forcing DCM operation at light load. These controls get very low quiescent current, help to maintain high efficiency over the complete load range.

Slope Compensation and Inductor Peak Current

Slope compensation provides stability in constant frequency architectures by preventing sub-harmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles > 40%. However, the APW8824 uses a special scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.

Dropout Operation

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches 100% duty cycle. The output voltage will be determined by the input voltage minus the voltage drop across the P-FET and the inductor.

An important detail to remember is that on resistance of P-FET switch will increase at low input supply voltage. Therefore, the user should calculate the power dissipation when the APW8824 is used at 100% duty cycle with low input voltage.



Function Description

Over-Temperature Protection (OTP)

The over-temperature circuit limits the junction temperature of the APW8824. When the junction temperature exceeds 150°C, a thermal sensor turns off the both power MOSFETs. It is a latch protection.

Over Voltage Protection

The over-voltage function monitors the output voltage by FB pin. When the FB voltage increases over 120% of the reference voltage due to the high-side MOSFET failure or for other reasons, the over-voltage protection comparator will turn on low side N-MOSFET and shutdown the converter output.

Output Under Voltage Protection

In the operational process, if a short circuit occurs, the output voltage will drop quickly. Before the current-limit circuit responds, the output voltage will fall out of the required regulation range. The under-voltage continually monitors the FB voltage after soft-start is completed. If a load step is strong enough to pull the output voltage lower than the under-voltage threshold.

The under-voltage threshold is 66% of the nominal output voltage. The under-voltage comparator has a built-in $15\mu s$ noise filter to prevent the chips from wrong UVP shutdown being caused by noise. APW8824 will be latched after under-voltage protection.

Power Good

PG is actively held low in shutdown and soft-start status. In the soft-start process, the PG is an open-drain. When the soft-start is finished, the PG is released. In normal operation, the PG window is from 90% to 120% of the converter reference voltage. When the output voltage has to stay within this window, PG signal will become high. When the output voltage outruns 90% or 120% of the target voltage, PG signal will be pulled low immediately.



Application Information

Input Capacitor Selection

Because buck converters have a pulsating input current, a low ESR input capacitor is required. This results in the best input voltage filtering, minimizing the interference with other circuits caused by high input voltage spikes. Also, the input capacitor must be sufficiently large to stabilize the input voltage during heavy load transients. For good input voltage filtering, usually a 10μ F input capacitor is sufficient. It can be increased without any limit for better input-voltage filtering. Ceramic capacitors show better performance because of the low ESR value, and they are less sensitive against voltage transients and spikes compared to tantalum capacitors. Place the input capacitor as close as possible to the input and GND pin of the device for better performance.

Inductor Selection

For high efficiencies, the inductor should have a low dc resistance to minimize conduction losses. Especially at high-switching frequencies the core material has a higher impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. A reasonable starting point for setting ripple current, $\Delta I_{L^{1}}$, is 40% of maximum output current. The recommended inductor value can be calculated as below:


$$L \ge \frac{V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{F_{SW} \cdot \Delta I_L}$$
$$I_{L(MAX)} = I_{OUT(MAX)} + 1/2 \times \Delta I_L$$

To avoid saturation of the inductor, the inductor should be rated at least for the maximum output current of the converter plus the inductor ripple current.

Output Voltage Setting

The output voltage is set by a resistive divider. The external resistive divider is connected to the output, allowing remote voltage sensing as shown in "Typical Application Circuits". A suggestion of maximum value of R2 is $200k\Omega$ to keep the minimum current that provides enough noise rejection ability through the resistor divider. The output voltage can be calculated as below:

$$V_{OUT} = V_{REF} \cdot \left(1 + \frac{R1}{R2}\right) = 0.6 \cdot \left(1 + \frac{R1}{R2}\right)$$



Output Capacitor Selection


The current-mode control scheme of the APW8824 allows the use of tiny ceramic capacitors. The higher capacitor value provides the good load transients response. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. If required, tantalum capacitors may be used as well. The output ripple is the sum of the voltages across the ESR and the ideal output capacitor.


$$\Delta V_{OUT} \cong \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{F_{SW} \cdot L} \cdot \left(ESR + \frac{1}{8 \cdot F_{SW} \cdot C_{OUT}}\right)$$

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.




Application Information (Cont.)





I_{P-FET}



Thermal Considerations

In most applications the APW8824 does not dissipate much heat due to its high efficiency. But, in applications where the APW8824 is running at high ambient temperature with low supply voltage and high duty cycles, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately 150°C, both power switches will be turned off and the LX node will become high impedance.

To avoid the APW8824 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The power dissipated by the part is approximated: $P_{D} \cong \mathsf{Iout}^2 \times (R_{\mathsf{P}} \operatorname{-} \mathsf{fet} \times D + R_{\mathsf{N}} \operatorname{-} \mathsf{fet} \times (1 \operatorname{-} D))$

The temperature rise is given by:

$$\mathsf{TR} = (\mathsf{P}_{\mathsf{D}})(\theta_{\mathsf{JA}})$$

Where PD is the power dissipated by the regulator, D is duty cycle of main switch


$$D = V_{OUT}/V_{IN}$$

The θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature. The junction temperature, T_{J} , is given by:

$$T_J = T_A + T_R$$

Where T_{A} is the ambient temperature.

The maximum power dissipation on the device can be shown as follow figure:





Application Information (Cont.)

Layout Considerations

For all switching power supplies, the layout is an important step in the design; especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show noise problems and duty cycle jitter.

1. The input capacitor should be placed close to the VIN and GND. Connecting the capacitor and VIN/GND with short and wide trace without any via holes for good input voltage filtering. The distance between VIN/GND to capacitor less than 2mm respectively is recommended.

2. To minimize copper trace connections that can inject noise into the system, the inductor should be placed as close as possible to the LX pin to minimize the noise coupling into other circuits.

3. The output capacitor should be place closed to VOUT and GND.


4. Since the feedback pin and network is a high impedance circuit the feedback network should be routed away from the inductor. The feedback pin and feedback network should be shielded with a ground plane or trace to minimize noise coupling into this circuit.

5. A star ground connection or ground plane minimizes ground shifts and noise is recommended.



Package Information

TSOT-23-6A




S		TSO	T-23-6A	
SYMBOL	MILLIN	MILLIMETERS		HES
L L	MIN.	MAX.	MIN.	MAX.
А	0.70	1.00	0.028	0.039
A1	0.01	0.10	0.000	0.004
A2	0.70	0.90	0.028	0.035
b	0.30	0.50	0.012	0.020
с	0.08	0.20	0.003	0.008
D	2.70	3.10	0.106	0.122
E	2.60	3.00	0.102	0.118
E1	1.40	1.80	0.055	0.071
е	0.95	BSC	0.03	37 BSC
e1	1.90	BSC	0.07	'5 BSC
L	0.30	0.60	0.012	0.024
θ	0°	8°	0°	8°

Note : 1. Followed from JEDEC TO-178 AB.

2. Dimension D and E1 do not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 10 mil per side.



Carrier Tape & Reel Dimensions



Application	Α	н	T1	С	d	D	w	E1	F
	178.0 ±2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0 ± 0.30	1.75 ± 0.10	3.5 ± 0.05
TSOT-23-6A	P0	P1	P2	D0	D1	Т	A0	B0	К0

(mm)


Devices Per Unit

Package Type	Unit	Quantity
TSOT-23-6A	Tape & Reel	3000




Taping Direction Information

TSOT-23-6A



Classification Profile





Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly			
$\begin{array}{c} \textbf{Preheat \& Soak} \\ \textbf{Temperature min (T_{smin})} \\ \textbf{Temperature max (T_{smax})} \\ \textbf{Time (T_{smin} to T_{smax}) (t_s)} \end{array}$	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds			
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3°C/second max.			
Liquidous temperature (T_L) Time at liquidous (t_L)	183 °C 60-150 seconds	217 °C 60-150 seconds			
Peak package body Temperature (T _p)*	See Classification Temp in table 1	See Classification Temp in table 2			
Time $(t_P)^{**}$ within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds			
Average ramp-down rate (T_p to T_{smax})	6 °C/second max.	6 °C/second max.			
Time 25°C to peak temperature	6 minutes max.	8 minutes max.			
 * Tolerance for peak profile Temperature (T_p) is defined as a supplier minimum and a user maximum. ** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum. 					

Table 1 SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³				
Thickness	<350	³ 350				
<2.5 mm	235 °C	220 °C				
≥2.5 mm	220 °C	220 °C				

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ Tj=125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
ТСТ	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 _{tr} 100mA



Customer Service

Anpec Electronics Corp.

Head Office : No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch : 2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan Tel : 886-2-2910-3838 Fax : 886-2-2917-3838