


### System Power PWM Controller with Economy Standby Mode

#### **Features**

- Wide Input voltage Range from 5.5V to 25V
- Provide 5 Independent Outputs with ±1.0% Accuracy Over-Temperature
  - PWM1 Controller with Adjustable (2V to 5.5V) Output
  - PWM2 Controller with Adjustable (2V to 5.5V) Output
  - 100mA Low Dropout Regulator (LDO5) with Fixed
     5V Output
  - 100mA Low Dropout Regulator (LDO3) with Fixed 3.3V Output
  - 250kHz Clock Signal for 15V Charge Pump (Used PWM1 as Its Power Supply)
- Excellent Line/Load Regulations about ±1.5% over temperature range at PWM Channels
- · Low Consumption in Standby Mode
- · 2Cells Input Battery Support
- · Built in POR Control Scheme Implemented
- · Constant On-Time Control Scheme
- Built in Soft Start for PWM Outputs and Soft Stop for PWM Outputs and LDO Outputs
- Integrated Bootstrap Forward P-CH MOSFET
- High Efficiency over Light to Full Load Range (PWMs)
- · Built in Power Good Indicators (PWMs)
- 60% Under-Voltage and 115% Over-Voltage Protections (PWM)
- · Adjustable Current-Limit Protection (PWMs)
  - Using Sense Low-Side MOSFET's R<sub>DS(ON)</sub>
- Over-Temperature Protection
- · 3mmx3mm Thin QFN-20 (TQFN3x3-20) package
- Lead Free and Green Device Available (RoHS Compliant)

### Simplified Application Circuit



### **General Description**

The APW8833 integrates dual step-down, constant-ontime, synchronous PWM controllers (that drives dual Nchannel MOSFETs for each channel) and two low dropout regulators as well as various protections into a chip. The PWM controllers step down high voltage of a battery to generate low-voltage for NB applications. The output of PWM1 and PWM2 can be adjusted from 2V to 5.5V by setting a resistive voltage-divider from VOUTx to GND. The linear regulators provide 5V and 3.3V output for standby power supply. The linear regulators provide up to 100mA output current. When the PWMx output voltage is higher than LDOx bypass threshold, the related LDOx regulator is shut off and its output is connected to VOUTx by internal switchover MOSFET. It can save power dissipation. The charge pump circuit with 250kHz clock driver uses VOUT1 as its power supply to generate approximately 15V DC voltage.

The APW8833 provides excellent transient response and accurate DC output voltage in either PFM or PWM Mode. In Pulse-Frequency Mode (PFM), the APW8833 provides very high efficiency over light to heavy loads with loading-modulated switching frequencies. The Forced-PWM Mode works nearly at constant frequency for low-noise requirements. The unique ultrasonic mode maintains the switching frequency above 25kHz, which eliminates noise in audio application.

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.




## **General Description (Cont.)**

The APW8833 has individual enable controls for each PWM channels. Pulling both EN1/2 pin low shuts down the all of outputs . The LDO3 and LDO5 of APW8833 B/C/ E/F are always on standby power. The APW8833 is available in a TQFN3x3-20 package.

## **Applications**

- · Notebook and Sub-Notebook Computers
- · Portable Devices
- 3-Cell and 4-Cell Li+ Battery-Powered Devices
- · Graphic Cards
- · Game Consoles
- · Telecommunications

## **Ordering and Marking Information**






Device Number	VCLK Function	Switching Frequency	SKIP Mode	Always ON-LDO	Soft-Start Time	Current Limit
APW8833B	Enable by EN1	400kHz/475kHz	Auto-skip	LDO3 & LDO5	0.9ms	50uA
APW8833C	Enable by EN1	300kHz/355kHz	Auto-skip	LDO3 & LDO5	0.9ms	10uA
APW8833E	Enable by EN1	300kHz/355kHz	Ultrasonic mode	LDO3 & LDO5	3.0ms	10uA
APW8833F	Enable by EN1	300kHz/355kHz	Ultrasonic mode	LDO3 & LDO5	0.9ms	10uA

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

## **Pin Configuration**



TQFN 3X3-20 Top View

= GND and Thermal Pad (connected to GND plane for better heat dissipation)



## Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V <sub>IN</sub>	Input Power Voltage (VIN to GND)	-0.3 ~ 28	V
V <sub>BOOT</sub>	BOOT Supply Voltage (BOOT to PHASE)	-0.3 ~ 7	V
$V_{BOOT\text{-}GND}$	BOOT Supply Voltage (BOOT to GND)	-0.3 ~ 35	V
V <sub>UG-PHASE</sub>	UGATE Voltage (UGATE to PHASE) <50 ns pulse width >50 ns pulse width	-5 ~ V <sub>BOOT</sub> +5 -0.3 ~ V <sub>BOOT</sub> +0.3	V
V <sub>LG-GND</sub>	LGATE Voltage (LGATE to GND)  <50 ns pulse width  >50 ns pulse width	-5 ~ V <sub>LDO5</sub> +5 -0.3 ~ V <sub>LDO5</sub> +0.3	V
V <sub>PHASE</sub>	PHASE Voltage (PHASE to GND)  <50 ns pulse width  >50 ns pulse width	-5 ~ 35 -0.3 ~ 28	V
	All Other Pins (FBx, BYP, LDO5, LDO3, VCLK, ENx, ILIMx to GND)	-0.3 ~ 6	V
T <sub>J</sub>	Maximum Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temp erature	-65 ~ 150	°C
T <sub>SDR</sub>	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Thermal Characteristics (Note 2)

Symbol	Parameter	Typical Value	Unit
$\theta_{JA}$	Thermal Resistance -Junction to Ambient	65	
$\theta_{JC}$	Thermal Resistance -Junction to Case	10	°C/W

Note 2:  $\theta_{JA}$  and  $\theta_{JC}$  are measured with the component mounted on a high effective the thermal conductivity test board in free air. The thermal pad of package is soldered directly on the PCB.

## **Recommended Operating Conditions**

Symbol	Paramete r	Range	Unit
V <sub>IN</sub>	PWM1/2 Converter Input Voltage	5.5 ~ 25	V
V <sub>OUT1</sub>	PWM1 Converter Output Voltage	2 ~ 5.5	V
V <sub>OUT2</sub>	PWM2 Converter Output Voltage	2 ~ 5.5	V
V <sub>LIMx</sub>	I <sub>LIMx</sub> Adjustment Range (V <sub>ILIMx-GND</sub> )	0.2~2	V
C <sub>IN</sub>	PWM1/2 Converter Input Capacitor (MLCC)	10 ~	μF
C <sub>LDO</sub>	LDO Output Capacitor (MLCC)	1.0~	μF
T <sub>A</sub>	Ambient Temperature	-40 ~ 85	°C
T <sub>J</sub>	Junction Temperature	-40 ~ 125	°C



## **Electrical Characteristics**

Refer to the typical application circuits. These specifications apply over  $V_{IN}$ =12V and  $T_{A}$ = -40 ~ 85°C, unless otherwise specified. Typical values are at  $T_{A}$ =25°C.

Symbol	Dovementor	Took Conditions		l l m i4		
Symbol Parameter		Test Conditions	Min	Тур	Max	Unit
INPUT S	UPPLY POWER			•	'	
		Supply current1, BYP=0V, EN1=EN2=5V, V <sub>FB1</sub> = V <sub>FB2</sub> = 2.05V	-	280	520	μΑ
I <sub>VIN</sub> VIN Supply Current		Supply current2, BYP=5V, EN1=EN2=5V, $V_{FB1} = V_{FB2} = 2.05V$	-	10	-	μΑ
		Standby current2, BYP=0V, EN1=EN2=0V	-	40	-	·
UNDER V	OLTAGE LOCK OUT PROTECT	TION (UVLO)				
	L DOE LIVI O throughold	Rising Edge, PWM1/2 enable	4.15	4.3	4.4	V
	LDO5 UVLO threshold	Hysteresis	-	0.1	-	V
	L DOO LIVI O Abrachald	Rising Edge	2.9	3.0	3.1	V
	LDO3 UVLO threshold	Hysteresis	-	0.1	-	V
		Rising threshold, LDO3 & LDO5 enable	-	3.8	-	V
	VIN POR Threshold	Falling threshold, LDOx shutdown with soft stop	-	3.7	-	V
PWM CO	NTROLLERS					
V <sub>FB</sub>	FBx Reference Voltage	$T_A = -40$ °C to 85 °C	1.98	2.0	2.02	V
I <sub>FB</sub>	FBx input current	V <sub>FBX</sub> =2.0V, T <sub>A</sub> =25 °C	-20	-	20	nA
_	Soft-Start Tim e	ENx High to V <sub>OUT</sub> 95% Regulation, LDO5=5V (For APW8833B/C/F)	-	0.9	-	ms
T <sub>SS</sub>	Soit-Start Time	V <sub>OUT</sub> 0% to 95% Regulation, LDO5=5V(For APW 8833E)	-	3.0	-	ms
	Soft-Stop Time	ENx low to V <sub>FBX</sub> <0.1V	-	3.0	-	ms
F <sub>SW1</sub>	PWM1 Switching Frequency (For APW8833B)	V <sub>IN</sub> =20V, PWM1=5V	320	400	480	
F <sub>SW2</sub>	PW M2 S witching Frequency (For APW8833B)	V <sub>IN</sub> =20V, PWM2=3.33V	380	475	570	- kHz
F <sub>SW1</sub>	PWM1 Switching Frequency (For APW8833C/E/F)	V <sub>IN</sub> =20V, PWM1=5V	240	300	360	
F <sub>SW2</sub>	PW M2 Switching Frequency (For APW8833C/E/F)	V <sub>IN</sub> =20V, PWM2=3.33V	280	355	420	kHz
	UGATEx Minimum Off-Time		200	300	400	ns



# **Electrical Characteristics(Cont.)**

Refer to the typical application circuits. These specifications apply over  $V_{IN}$ =12V and  $T_{A}$ = -40 ~ 85°C, unless otherwise specified. Typical values are at  $T_{A}$ =25°C.

Symbol	Parameter	Test Conditions		11		
Symbol	Parameter	lest Conditions	Min	Тур	Max	Unit
LOW DRO	POUT LINEAR REGULATORS (LDC	95/LDO3)				
	LDO5 Output Voltage	$\label{eq:BYP=GND, 7V$	4.9	5.0	5.1	V
	LDO3 Output Voltage	7V <v<sub>IN&lt;25V, I<sub>LDO3</sub>&lt;100mA</v<sub>	3.267	3.300	3.333	V
$V_{THBYP5}$	LDO5 Bypass Threshold for	FB1 Regulation Voltage Rising	1.86	1.9	1.94	V
	VOUT1-to-LDO5 Switch On	Hys.	-	150	-	mV
	VOUT1-to-LDO5 Switch On Resistance	VOUT1=5V, 50mA	-	1.5	3	Ω
	LDOx Current Limit	VOUTx=GND, LDOx = GND	120	200	400	mA
	LDOx Discharge On Resistance	I <sub>LDOX</sub> =5 mA	-	50	100	Ω
CHARGE	PUMP CLOCK					
V <sub>CLKH</sub>	High level voltage	I <sub>VCLK</sub> =-10mA, LDO5=5V, T <sub>A</sub> =25 °C	-	4.92	-	V
V <sub>CLKL</sub>	Low level voltage	I <sub>VCLK</sub> =10mA, LDO5=5V, T <sub>A</sub> =25 °C	-	0.06	-	- V
F <sub>CLK</sub>	Clock frequency	T <sub>A</sub> =25 °C	-	250	-	kHz
PWM1/2	PROTECTIONS			•	•	
	Over Voltage Protection Threshold	V <sub>FBX</sub> Rising	110	115	120	%
	Over Voltage Fault Propagation Delay	Delta voltage=10mV	-	3	-	μs
lone		$V_{ILIMx}$ =1 V, $T_A$ = 25 °C (For A PW8833B)	-	50	-	μΑ
I <sub>IIM</sub>	Current Limit Current Source	$V_{ILIMx}$ =1 V, $T_A$ = 25 °C (For APW8833C/E/F)	-	10	-	μΑ
		On the basis of 25 °C	-	4500	-	ppm/°(
	Maximum setting voltage	V <sub>ILIMx</sub> =5V, Setting Current Limit Threshpld	205	250	-	mV
	Current limit comparator offset	(V <sub>LMx-GND</sub> -V <sub>PGND-PHASEx</sub> ), V <sub>ILIMx</sub> =920mV	-15	0	15	mV
	Zero-Crossing Threshold	V <sub>PGND</sub> – PHASE	-5	0	5	mV
	Under-Voltage Protection Threshold		55	60	65	%
	Under-Voltage Protection Debounce Interval		-	25	-	μs
	Under-Voltage Protection Enable	From EN signal go high to POK goes high (For APW 8833B/C/F)	-	1.4	-	ms
	Blanking Time	From EN signal go high to POK goes high (For APW 8833E)	-	4.7	-	1113
	Over-Temperature Protection	T <sub>J</sub> Rising	-	160	-	- °c
	Threshold	Hystere sis	-	25	-	



# **Electrical Characteristics(Cont.)**

Refer to the typical application circuits. These specifications apply over  $V_{IN}$ =12V and  $T_{A}$ = -40 ~ 85°C, unless otherwise specified. Typical values are at  $T_{A}$ =25°C.

Symbol	Barranatas	Took Constitions		1114			
Symbol Parameter		Test Conditions -	Min	Тур	Max	- Unit	
POWER (	GOOD			•			
		POK in from Lower (POK goes high)	87	90	93		
	POK Threshold	POK hysteresis	-	10	-	%	
		POK Upper Threshold (POK goes low)	110	115	120		
	POK Enable Delay	From EN signal go high to POK goes high (For APW 8833 B/C/F)	-	1.4	-	ms	
	POR Eliable Delay	From EN signal go high to POK goes high (For APW 8833E)	-	4.7	-	ms	
	POK Sink current	V <sub>POK</sub> = 500mV	2.5	7.5	-	mA	
	POK Leakage Current	V <sub>POK</sub> = 5V	-	0.1	1	μΑ	
LOGIC L	EVELS			•			
	ENx Input Voltage Threshold	Enable	-	-	1.5	V	
	Enx input voltage miesnoid	shutdown	0.4	.4	-		
	ENx Input leakage current	V <sub>EN</sub> =5V	-	0.1	1	μΑ	
GATE DE	RIVERS	•					
	UG Pull-Up Resistance	V <sub>BOOTx</sub> - V <sub>UGATEx</sub> =250mV	-	3	5	Ω	
	UG Sink Resistance	V <sub>UGATEx</sub> – V <sub>PHASEx</sub> =250mV	-	1.7	2.5	Ω	
	LG Pull-Up Resistance	V <sub>LD 05</sub> - V <sub>LGATEx</sub> =250m V	-	3	5	Ω	
	LG Sink Resistance	V <sub>LGATEX</sub> – V <sub>PGND</sub> =250mV	-	1.0	2	Ω	
	Dead Time	UG falling to LG rising	-	20	-	ns	
	Dead Tille	LG falling to UG rising	-	20	-	ns	
воотѕт	RAP SWITCH			•	•		
V <sub>F</sub>	Forward Voltage	$V_{LDO5} - V_{BOOTx-GND}$ , $I_F = 10mA$	-	0.15	0.25	V	
I <sub>R</sub>	Reverse Leakage	$V_{BOOTx-GND} = 30V, V_{PHASEx} = 25V, V_{LDO5}$ = 5V	-	-	0.5	μΑ	



# **Pin Description**


PIN		
NO.	NAME	FUNCTION
1	ILIM1	Current Limit Adjustment. There is an internal 10μA current source from LDO5 to ILIM1 and connected a resistor from ILIM1 to GND to set the current limit threshold. The PGND-PHASE1 current-limit threshold is 1/8 <sup>th</sup> the voltage set at ILIM1 over a 0.2 to 2V range. The logic current limit threshold is default to 250mV value if ILIM1 is 5V.
2	FB1	Output voltage feedback pin (PWM1). It can use a resistive divider from VOUT1 to GND to adjust the output from 2V to 5.5V.
3	LDO3	3.3V Linear Regulator Output. LDO3 can provide a total of 100mA, 3.3V external loads. Bypass to GND with a minimum of 1.0uF ceramic capacitor for stability.
4	FB2	Output voltage feedback pin (PWM2). It can use a resistive divider from VOUT2 to GND to adjust the output from 2V to 5.5V.
5	ILIM2	Current Limit Adjustment. There is an internal 10 µA current source from LDO5 to ILIM2 and connected a resistor from ILIM2 to GND to set the current limit threshold. The PGND-PHASE2 current-limit threshold is 1/8 <sup>th</sup> the voltage set at ILIM2 over a 0.2 to 2V range. The logic current limit threshold is default to 250mV value if ILIM2 is 5V.
6	EN2	PWM2 Enable. PWM2 is enabled when EN2=1. When EN2=0, PWM2 is in shutdown.
7	POK	Power-Good Output Pin of Both PWMs (Logic AND). POK is an open-drain output used to indicate the status of the PWMx output voltage. Connect the POK in to +5V through a pull-high resistor.
8	PHASE2	Junction Point of The High-Side MOSFET Source, Output Filter Inductor and The Low-Side MOSFET Drain for PWM2. Connect this pin to the Source of the high-side MOSFET. PHASE2 serves as the lower supply rail for the UGATE2 high-side gate driver. PHASE2 is the current-sense input for the PWM2.
9	BOOT2	Supply Input for The UGATE2 Gate Driver and an internal level-shift circuit. Connect to an external capacitor to create a boosted voltage suitable to drive a logic-level N-channel MOSFET.
10	UG ATE 2	Output of The High-Side MOSFET Driver for PWM2. Connect this pin to Gate of the high-side MOSFET.
11	LGATE2	Output of The Low-Side MOSFET Driver for PWM2. Connect this pin to Gate of the low-side MOSFET. Swings from PGND to LDO5.
12	VIN	Battery voltage input pin. VIN powers linear regulators and is also used for the constant on-time PWM on-time one-shot circuits. Connect VIN to the battery input and bypass with a 1µF capacitor for noise interference.
13	LDO5	5V Linear Regulator Output. LDO5 can provide a total of 100mA, 5V external loads. When LDO5 is at 5V and PWM1 output voltage is over bypass threshold and POK is in high state and PWM1 is not in current limit condition, the internal LDO will shut down, and LDO5 output pin connects to VOUT1 through a 1.5Ω switch. Bypass to GND with a minimum of 1.0uF ceramic capacitor for stability.
14	ВҮР	BYP is the input pin of switchover voltage for the LDO5. This pin makes a direct measurement of the PWM1 output voltage.
15	LGATE1	Output of The Low-Side MOSFET Driver for PWM1. Connect this pin to Gate of the low-side MOSFET. Swings from PGND to LDO5.
16	UG ATE 1	Output of The High-Side MOSFET Driver for PWM1. Connect this pin to Gate of the high-side MOSFET.
17	BOOT1	Supply Input for The UGATE1 Gate Driver and an internal level-shift circuit. Connect to an external capacitor to create a boosted voltage suitable to drive a logic-level N-channel MOSFET.
18	PHASE1	Junction Point of The High-Side MOSFET Source, Output Filter Inductor and The Low-Side MOSFET Drain for PWM1. Connect this pin to the Source of the high-side MOSFET. PHASE1 serves as the Iower supply rail for the UGATE1 high-side gate driver. PHASE1 is the current-sense input for the PWM1.
19	VCLK	250kHz Clock Output for 15V Charge Pump. (For APW8833B/C/E/F)
20	EN1	PWM1 Enable. PWM1 is enabled when EN1=1. When EN1=0, PWM1 is in shutdown.
ThermalPad	GND	Signal Ground for The IC.



# **Operating Waveforms**


Refer to the typical application circuit. The test condition is  $V_{IN}=12V$ ,  $T_A=25^{\circ}C$  unless otherwise specified.

#### **Enbale**




CH2: V<sub>OUT1</sub>, 2V/Div CH3: V<sub>OUT2</sub>, 2V/Div CH4: V<sub>POK</sub>, 5V/Div TIME: 200us/Div

#### **Shutdown**




CH1: EN1=EN2, 5V/Div CH2: V<sub>OUT1</sub>, 2V/Div CH3: V<sub>OUT2</sub>, 2V/Div CH4: V<sub>POK</sub>, 5V/Div TIME: 1ms/Div

#### **Under Voltage Protection**



CH1: POK, 5V/Div CH2: V<sub>OUT1</sub>, 2V/Div CH3: V<sub>PHASE1</sub>, 10V/Div CH4: I<sub>L</sub>, 5A/Div TIME: 20us/Div

### **Over Voltage Protection**




CH1: POK, 5V/Div CH2: V<sub>OUT1</sub>, 2V/Div CH3: V<sub>PHASE1</sub>, 10V/Div CH4: I<sub>L</sub>, 10A/Div TIME: 100us/Div



# **Operating Waveforms (Cont.)**


Refer to the typical application circuit. The test condition is  $V_{IN}$ =12V,  $T_A$ = 25°C unless otherwise specified.

### **Output 1 Ripple Voltage**




CH1:  $V_{OUT1}$ , 50mV/Div,AC CH2:  $V_{PHASE1}$ , 2V/Div CH3:  $I_{L1}$ , 5A/Div TIME: 1us/Div

### **Output 2 Ripple Voltage**




CH1:  $V_{OUT2}$ , 20mV/Div,ACCH2:  $V_{PHASE2}$ , 2V/DivCH3:  $I_{L2}$ , 5A/DivTIME: 1us/Div

### Current Limit , R<sub>ILIM</sub> = 39K



CH2: V<sub>OUT1</sub>, 50mV/Div CH3: V<sub>PHASE1</sub>, 5V/Div CH4: I<sub>L</sub>, 5A/Div TIME: 20us/Div

### Load transient



CH1:  $V_{OUT1}$ , 50mV/Div,AC

CH2: IL, 2A/Div TIME: 100us/Div



# **Operating Waveforms (Cont.)**

Refer to the typical application circuit. The test condition is  $V_{IN}=12V$ ,  $T_A=25^{\circ}C$  unless otherwise specified.

#### **Load transient**





CH1:  $V_{OUT2}$ , 20mV/Div,AC


CH2: IL, 2A/Div TIME: 100us/Div





## **Typical Operating Characteristics**



















# **Typical Operating Characteristics (Cont.)**








# **Block Diagram**





# **Typical Application Circuit**

### For APW8833B/C/E/F





## **Function Description**

# Constant-On-Time PWM Controller with Input Feed-Forward

The constant-on-time control architecture is a pseudofixed frequency with input voltage feed-forward. This architecture relies on the output filter capacitor's effective series resistance (ESR) to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. In PFM operation, the high-side switch on-time controlled by the on-time generator is determined solely by a oneshot whose pulse width is inversely proportional to input voltage and directly proportional to output voltage. In PWM operation, the high-side switch on-time is determined by a switching frequency control circuit in the on-time generator block. The switching frequency control circuit senses the switching frequency of the high-side switch and keeps regulating it at a constant frequency in PWM mode. The design improves the frequency variation and is more outstanding than a conventional constant-ontime controller, which has large switching frequency variation over input voltage, output current and temperature. Both in PFM and PWM, the on-time generator, which senses input voltage on VIN pin, provides very fast ontime response to input line transients.

Another one-shot sets a minimum off-time (typ.300ns). The on-time one-shot is triggered if the error comparator is high, the low-side switch current is below the current-limit threshold, and the minimum off-time one-shot has timed out.

#### Pulse-Frequency Modulation (PFM) Mode

In PFM mode, an automatic switchover to pulse-frequency modulation (PFM) takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current zero crossing. This mechanism causes the threshold between PFM and PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the critical conduction point). The on-time of PFM is given by:

$$T_{ON-PFM} = \frac{1}{F_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$

Where  $F_{\text{SW}}$  is the nominal switching frequency of the converter in PWM mode. Similarly, the on-time of ultrasonic mode is the same with PFM mode.

The load current at handoff from PFM to PWM mode is given by:

$$\begin{split} I_{LOAD(PFM \ to \ PWM)} &= \frac{1}{2} \times \frac{V_{IN} - V_{OUT}}{L} \times T_{ON-PFM} \\ &= \frac{V_{IN} - V_{OUT}}{2L} \times \frac{1}{F_{SW}} \times \frac{V_{OUT}}{V_{IN}} \end{split}$$

#### Linear Regulator (LDO3 and LDO5)

The LDO3 and LDO5 regulators can supply up to 100mA for external loads. Bypass to GND with a minimum of 1uF ceramic capacitor for stability. For APW8833B/C/E/F, When VIN reaches POR rising threshold, the  $\rm V_{\rm LDO3}$  is fixed 3.33V and the  $\rm V_{\rm LDO5}$  is fixed 5V in standby mode. Let's see the table2 "Power-Up Control Logics" for the detail description about standby mode. For all of APW8833 series, When PWM1 output voltage is over whose bypass threshold, and POK is in high state and PWM1 is not in current limit condition , the internal LDO5 to VOUT1 switchover is active. These actions change the current path to power the loads from the PWM regulator voltage, rather than from the internal linear regulator.

#### Power -On-Reset

A Power-On-Reset (POR) function is designed to prevent wrong logic controls. The POR function continually monitors the supply voltage on the LDO5 pins. LDO5 POR circuitry inhibits wrong switching. When the rising  $V_{\text{LDO5}}$  voltage reaches the rising POR threshold (4.3V typical), the PWM output voltages begin to ramp up. When the LDO5 voltage is lower than 4.2V(typ.) or LDO3 voltage is lower than 2.9V(typ.), both switch power supplies are shut off. This is non-latch protection. LDO5 POR threshold could reset the under-voltage, over-voltage.



### Function Description (Cont.)

#### **Soft Start**

The APW8833 integrates soft-start circuit to ramp up the PWMx output voltage of the converter to the programmed regulation set point at a predictable slew rate. The slew rate of PWMx output voltage is internally controlled to limit the inrush current through the output capacitors during soft start process. When the ENx pin is pulled above the rising threshold voltage, the related PWM initiates a soft-start process to ramp up the output voltage. The soft-start interval is 0.9ms(typical)(APW8833B/C/F) and 3ms (typical)(APW8833E) and independent of the UGATE switching frequency.

#### **Enable Controls**

The APW8833 has two independent enable controls for PWM part. When the ENx pin is high at standby mode, the PWMx initiates a soft-start process to ramp up the output voltage. The PWM1 and PWM2 are controlled individually by EN1 and EN2. When EN1 and EN2 are both low, the chip is in its low-power standby state. When the EN1 is high, the clock signal becomes available from VCLK pin. Both PWM outputs are discharged to low voltage by the soft stop method and both LDO outputs are discharged to 0V through a  $50\Omega$  switch in soft stop state. Driving EN1 and EN2 (logic AND) below low threshold clears the overvoltage, and under-voltage fault latches.

#### Charge Pump(For APW8833B/C/E/F)

The condition of the 250kHz clock signal can be used is that the EN1 is high. When  $V_{\text{OUT1}}$  regulates at 5V and the clock signal uses  $V_{\text{OUT1}}$  as its power supply, the charge pump circuit can generate 15V DC voltage approximately. The example of charge pump circuit is shown in typical application circuit.

#### Soft-Stop (PWMs)

In the event of PWM under-voltage or shutdown, the chip enables the soft-stop function. The soft-stop function discharges the PWM output voltages to low voltage by the soft stop method. The reference remains active to provide an accurate threshold and to provide over-voltage protection.

#### **Power Good Indicator (PWMs)**

When the junction temperature increases above the rising threshold temperature 160°C, the IC will enter the over temperature protection (OTP). When the OTP occurs, LDO and PWM controllers circuitry shuts down. It is non-latch protection.

#### **Current Limit (PWMs)**

The current limit circuit employs a "valley" current-sensing algorithm (See Figure 1). The APW8833B/C/E/F uses the low-side MOSFET's  $R_{\tiny DS(ON)}$  of the synchronous rectifier as a current-sensing element. If the magnitude of the current-sense signal at PHASE pin is above the current-limit threshold, the PWM is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the sense resistance, inductor value, and input voltage.




Figure 1. Current Limit algorithm



## Function Description (Cont.)

#### **Current Limit (PWMs)(cont.)**

Both PWM controllers use the low-side MOSFETs on-resistance  $R_{\scriptscriptstyle DS(ON)}$  to monitor the current for protection against shorted outputs. The MOSFET's  $R_{\scriptscriptstyle DS(ON)}$  is varied by temperature and gate to source voltage, the user should determine the maximum  $R_{\scriptscriptstyle DS(ON)}$  in manufacture's datasheet.

The current Limit threshold of APW8833B/C/E/F is adjusted with an external resistor. The current-limit threshold voltage is  $1/8^{\text{th}}$  the voltage at ILIMx pin. As shown in Figure 2, The ILIMx pin can source  $50\mu\text{A}(\text{APW8833B}).$  The voltage at ILIMx pin is equal to  $50\mu\text{A} \times R_{\text{ILIM}}.$  The logic current limit threshold is default to 250mV value if voltage at ILIMx pin is above 2V. The relationship between the sampled voltage  $V_{\text{ILIM}}$  and the current limit threshold ILIMIT is given by:

$$\frac{1}{8} \times V_{\text{ILIMX}} = I_{\text{LIMIT}} \times R_{\text{DS(ON)}}$$

Where  $V_{\rm ILIMX}$  is the voltage at the ILIMx pin.  $R_{\rm DS(ON)}$  is the low side MOSFETs conducive resistance.  $I_{\rm LIMIT}$  is the setting current limit threshold.  $I_{\rm LIMIT}$  can be expressed as  $I_{\rm OUT}$  minus half of peak-to-peak inductor current.

The PCB layout guidelines should ensure that noise and DC errors do not corrupt the current-sense signals at PHASE. Place the hottest power MOSEFTs as close to the IC as possible for best thermal coupling. When combined with the under-voltage protection circuit, this current-limit method is effective in almost every circumstance.




Figure 2. Current-Limit Setting Block Diagram

**Table 1. Operating Mode Truth Table** 

MODE	CONDITI	ON	COMMENT
Run	ENx = 1		PWM is in normal operation.
Standby & Soft Stop	APW8833B/C/E/F ENx=0		PWMx is in shutdown with soft stop function. LDO3 and LDO5 are active.
UVP	Either V <sub>OUT1</sub> , or V <sub>OUT2</sub> < output voltage	60% of nominal	The soft stop function will enable to pull low output voltage. LDOx is active. Reset by toggling EN1 and EN2 (logic AND).
OVP	Either V <sub>OUT1</sub> and V <sub>OUT2</sub> >115% of normal output voltage		LGATE of the PWM channel, which occurs OVP event is forced high, the other PWM channel is in shutdown with soft stop. LDOx is active. Reset by toggling EN1 and EN2 (logic AND).
OTP	T <sub>J</sub> > +160°C		All circuitry off. It is non-latch protection after the junction temperature cools by $25^{\circ}$ C.



# **Function Description (Cont.)**

### For APW8833 B/C/E/F

V <sub>EN1</sub>	V <sub>EN2</sub>	LDO5	LDO3	PWM1	PWM2	VCLK*
Low	Low	ON	ON	OFF	OFF	OFF
High	High	ON	ON	ON	ON	ON
High	Low	ON	ON	ON	OFF	ON
Low	High	ON	ON	OFF	ON	OFF

<sup>\*.</sup> Need connected the correct charge pump circuit on VCLK pin.



### Application Information

#### **Output Voltage Selection**

The output voltage of PWM1 can be adjusted from 2V to 5.5V with a resistor-driver at FB1 between VOUT1 and GND. Using 1% or better resistors for the resistive divider is recommended. The FB1 pin is the inverter input of the error amplifier, and the reference voltage is 2V. Take the example, the output voltage of PWM1 is determined by:

$$V_{OUTI} = 2 \times \left(1 + \frac{R_{TOP1}}{R_{GND1}}\right)$$

Where  $R_{TOP1}$  is the resistor connected from  $V_{OUT1}$  to  $V_{FB1}$  and  $R_{GND1}$  is the resistor connected from FB1 to GND. Similarly, the output voltage of PWM2 can be also adjusted from 2V to 5.5V.

#### **Output Inductor Selection**

The duty cycle of a buck converter is the function of the input voltage and output voltage. Once an output voltage is fixed, it can be written as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

The inductor value determines the inductor ripple current and affects the load transient reponse. Higher inductor value reduces the inductor's ripple current and induces lower output ripple voltage. The ripple current can be approxminated by:

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{F_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}}$$

Where  $F_{sw}$  is the switching frequency of the regulator. Increasing the inductor value and frequency will reduce the ripple current and voltage. However, there is a tradeoff between the inductor's ripple current and the regulator load transient response time.

A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current. Increasing the switching frequency ( $F_{\rm sw}$ ) also reduces the ripple current and voltage, but it will increase the switching loss of the MOSFETs and the power dissipation of the converter. The maximum

ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current. Once the inductance value has been chosen, selecting an inductor is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is made of ferrite, the ripple current will increase abruptly when it saturates. This will be result in a larger output ripple voltage.

#### **Output Capacitor Selection**

Output voltage ripple and the transient voltage deviation are factors that have to be taken into consideration when selecting an output capacitor. Higher capacitor value and lower ESR reduce the output ripple and the load transient drop. Therefore, selecting high performance low ESR capacitors is intended for switching regulator applications. In addition to high frequency noise related MOSFET turn-on and turn-off, the output voltage ripple includes the capacitance voltage drop and ESR voltage drop caused by the AC peak-to-peak current. These two voltages can be represented by:

$$\Delta V_{\text{COUT}} = \frac{I_{\text{RIPPLE}}}{8C_{\text{OUT}}F_{\text{SW}}}$$
 
$$\Delta V_{\text{ESR}} = I_{\text{RIPPLE}} \times R_{\text{ESR}}$$

These two components constitute a large portion of the total output voltage ripple. In some applications, multiple capacitors have to be paralleled to achieve the desired ESR value. If the output of the converter has to support another load with high pulsating current, more capacitors are needed in order to reduce the equivalent ESR and suppress the voltage ripple to a tolerable level. A small decoupling capacitor in parallel for bypassing the noise is also recommended, and the voltage rating of the output capacitors must also be considered.

To support a load transient that is faster than the switching frequency, more capacitors have to be used to reduce the voltage excursion during load step change. Another aspect of the capacitor selection is that the total AC current going through the capacitors has to be less than the rated RMS current specified on the capacitors to prevent the capacitor from over-heating.



## **Application Information (Cont.)**

#### **Input Capacitor Selection**

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately  $I_{OUT}/2$ , where  $I_{OUT}$  is the load current. During power up, the input capacitors have to handle large amount of surge current. In low-duty notebook appliactions, ceramic capacitors are remmended. The capacitors must be connected between the drain of high-side MOSFET and the source of low-side MOSFET with very low-impeadance PCB layout.

#### **MOSFET Selection**

The application for a notebook battery with a maximum voltage of 24V, at least a minimum 30V MOSFETs should be used. The design has to trade off the gate charge with the R<sub>DSCONI</sub> of the MOSFET:

- For the low-side MOSFET, before it is turned on, the body diode has been conducted. The low-side MOSFET driver will not charge the miller capacitor of this MOSFET.
- In the turning off process of the low-side MOSFET, the load current will shift to the body diode first. The high dv/dt of the phase node voltage will charge the miller capacitor through the low-side MOSFET driver sinking current path. This results in much less switching loss of the low-side MOSFETs. The duty cycle is often very small in high battery voltage applications, and the low-side MOSFET will conduct most of the switching cycle; therefore, the less the  $R_{\scriptscriptstyle DS(ON)}$  of the low-side MOSFET, the less the power loss. The gate charge for this MOSFET is usually a secondary consideration. The high-side MOSFET does not have this zero voltage switching condition, and because it conducts for less time compared to the low-side MOSFET, the switching loss tends to be dominant. Priority should be given to the MOSFETs with less gate charge, so that both the gate driver loss and switching loss will be minimized.

The selection of the N-channel power MOSFETs are determined by the  $R_{\text{DS(ON)}}$ , reversing transfer capacitance

 $(C_{RSS})$  and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the high-side and low-side MOSFETs, the losses are approximately given by the following equations:

$$\begin{split} &P_{\text{high-side}} = {I_{\text{OUT}}}^2 (1 + TC) (R_{\text{DS(ON)}}) D + (0.5) (~I_{\text{OUT}}) (V_{\text{IN}}) (~t_{\text{SW}}) F_{\text{SW}} \\ &P_{\text{low-side}} = ~I_{\text{OUT}}^{-2} (1 + TC) (R_{\text{DS(ON)}}) (1 - D) \end{split}$$

Where

I is the load current TC is the temperature dependency of  $R_{\rm DS(ON)}$  F<sub>SW</sub> is the switching frequency t<sub>SW</sub> is the switching interval D is the duty cycle

Note that both MOSFETs have conduction losses while the high-side MOSFET includes an additional transition loss. The switching internal,  $\rm t_{\rm SW}$ , is the function of the reverse transfer capacitance  $\rm C_{RSS}$ . The (1+TC) term is to factor in the temperature dependency of the  $\rm R_{\rm DS(ON)}$  and can be extracted from the " $\rm R_{\rm DS(ON)}$  vs Temperature" curve of the power MOSFET.

#### **Layout Consideration**


In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator. With power devices switching at higher frequency, the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the PWM MOSFET. Before turn-off condition, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is freewheeling by the lower MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed circuit traces should minimize interconnecting impedances and the magnitude of voltage spike. And signal and power grounds are to be kept separating and finally combined to use the ground plane construction or single point grounding. The best tie-point between the signal ground and the power ground is at the negative side of the output capacitor on each channel, where there is less noise. Noisy traces beneath the IC are not recommended. Below is a checklist for your layout:



## Application Information (Cont.)

#### **Layout Consideration (Cont.)**


- Keep the switching nodes (UGATEx, LGATEx, BOOTx, and PHASEx) away from sensitive small signal nodes (ILIMx, and FBx) since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible and there should be no other weak signal traces in parallel with theses traces on any layer.
- The signals going through theses traces have both high dv/dt and high di/dt, with high peak charging and discharging current. The traces from the gate drivers to the MOSFETs (UGATEx and LGATEx) should be short and wide.
- Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible.
   Minimizing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node.
- Decoupling capacitor, the resistor dividers, boot capacitors, and current-limit stetting resistor should be close to their pins. (For example, place the decoupling ceramic capacitor near the drain of the high-side MOSFET as close as possible. The bulk capacitors are also placednear the drain).
- The input capacitor should be near the drain of the upper MOSFET; the high quality ceramic decoupling capacitor can be put close to the VCC and GND pins; the output capacitor should be near the loads. The input capacitor GND should be close to the output capacitor GND and the lower MOSFET GND.
- The drain of the MOSFETs (V<sub>IN</sub> and PHASEx nodes) should be a large plane for heat sinking. And PHASEx pin traces are also the return path for UGATEx. Connect these pins to the respective converter's upper MOSFET source.
- The controller used ripple mode control. Build the resistor divider close to the FB1 pin so that the high impedance trace is shorter when the output voltage is in ad justable mode. And the FB1 pin traces can't be close to the switching signal traces (UGATEx, LGATEx, BOOTx, and PHASEx).
- The PGND trace should be a separate trace, and independently go to the source of the low-side MOSFETs for current-limit accuracy.





# Package Information

### TQFN3x3-20




Ş	TQFN3x3-20					
SYMBOL	MILLIM	ETERS	INCHES			
2	MIN.	MAX.	MIN.	MAX.		
Α	0.70	0.80	0.028	0.031		
A1	0.00	0.05	0.000	0.002		
АЗ	0.20	REF	0.008	REF		
b	0.15	0.25	0.006	0.010		
D	2.90	3.10	0.114	0.122		
D2	1.50	1.80	0.059	0.071		
Е	2.90	3.10	0.114	0.122		
E2	1.50 1.80 0.059		0.059	0.071		
е	0.40 BSC		0.016	BSC		
L	0.30	0.50	0.012	0.020		
K	0.20		0.008			
aaa	0.	08	0.00	03		

Note: 1. Followed from JEDEC MO-220 WEEE



# **Carrier Tape & Reel Dimensions**



Application	Α	Н	T1	С	d	D	W	E1	F
	330±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
TQFN3x3-20	P0	P1	P2	D0	D1	T	A0	В0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.30±0.20	3.30±0.20	1.00±0.20

(mm)


## **Devices Per Unit**

Package Type	Unit	Quantity
TQFN3x3-20	Tape & Reel	3000




# **Taping Direction Information**

TQFN3x3-20 APW8838B APW8838C APW8838E




### APW8833F only





## **Classification Profile**





## **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly	
Preheat & Soak Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (t <sub>s</sub> )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds	
Average ramp-up rate (T <sub>smax</sub> to T <sub>P</sub> )	3 °C/second max.	3 °C/second max.	
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	183 °C 60-150 seconds	217 °C 60-150 seconds	
Peak package body Temperature (T <sub>p</sub> )*	See Classification Temp in table 1	See Classification Temp in table 2	
Time $(t_P)^{**}$ within 5°C of the specified classification temperature $(T_c)$	20** seconds	30** seconds	
Average ramp-down rate (T <sub>p</sub> to T <sub>smax</sub> )	6 °C/second max.	6 °C/second max.	
Time 25°C to peak temperature	6 minutes max.	8 minutes max.	
* Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.			

# **Classification Reflow Profiles (Cont.)**

Table 1. SnPb Eutectic Process - Classification Temperatures (Tc)

Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
Thickness	<350	<sup>3</sup> 350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm <sup>3</sup> >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

# **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T <sub>j</sub> =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
HBM	MIL-STD-883-3015.7	VHBM≧2KV
MM	JESD-22, A115	VMM≧200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> ≥100mA

<sup>\*\*</sup> Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.



### **Customer Service**

### **Anpec Electronics Corp.**

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian Dist, Sinbei City 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838