



# RF POWER MOSFET

# N-CHANNEL PUSH - PULL PAIR







165V 450W 150MHz

The ARF475FL is a matched pair of RF power transistors in a common source configuration. It is designed for high voltage push-pull or parallel operation in narrow band ISM and MRI power amplifiers up to 150 MHz.

• Specified 150 Volt, 128 MHz Characteristics:

Output Power = 900 Watts Peak

Gain = 15dB (Class AB)

www.DataSheet4l\_comency = 50% min

- High Performance Push-Pull RF Package.
- High Voltage Breakdown and Large SOA for Superior Ruggedness.
- Low Thermal Resistance.

# **MAXIMUM RATINGS** All Ratings: $T_C = 25$ °C unless otherwise specified.

Symbol	Parameter	ARF475FL	UNIT	
V <sub>DSS</sub>	Drain-Source Voltage	500		
$V_{DGO}$	Drain-Gate Voltage	500	Volts	
I <sub>D</sub>	Continuous Drain Current @ T <sub>C</sub> = 25°C (each device)	10	Amps	
V <sub>GS</sub>	Gate-Source Voltage	±30	Volts	
$P_{D}$	Total Device Dissipation @ T <sub>C</sub> = 25°C	910	Watts	
$T_J$ , $T_{STG}$	Operating and Storage Junction Temperature Range	-55 to 175		
T <sub>L</sub>	Lead Temperature: 0.063" from Case for 10 Sec.	300	- °C	

## STATIC ELECTRICAL CHARACTERISTICS (each device)

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage ( $V_{GS} = 0V$ , $I_D = 250 \mu A$ )	500			Volts
V <sub>DS(ON)</sub>	On State Drain Voltage (1) (I <sub>D(ON)</sub> = 5A, V <sub>GS</sub> = 10V)		2.9	4	VOIIS
	Zero Gate Voltage Drain Current (V <sub>DS</sub> = V <sub>DSS</sub> , V <sub>GS</sub> = 0V)			100	
DSS	Zero Gate Voltage Drain Current (V <sub>DS</sub> = 50V, V <sub>GS</sub> = 0, T <sub>C</sub> = 125°C)			500	μA
I <sub>GSS</sub>	Gate-Source Leakage Current (V <sub>GS</sub> = ±30V, V <sub>DS</sub> = 0V)			±100	nA
g <sub>fs</sub>	Forward Transconductance (V <sub>DS</sub> = 15V, I <sub>D</sub> = 5A)	3	3.6		mhos
g <sub>fs1/</sub> g <sub>fs2</sub>	Forward Transconductance Match Ratio (V <sub>DS</sub> = 15V, I <sub>D</sub> = 5A)	0.9		1.1	
V <sub>GS(TH)</sub>	Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 200mA)	2	3.3	4	Valta
$\Delta V_{GS(TH)}$	Gate Threshold Voltage Match (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 200mA)			0.2	Volts

#### THERMAL CHARACTERISTICS

Symbol	Characteristic	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction to Case		0.15	0.165	°C/W
$R_{\thetaJHS}$	Case to Sink (Use High Efficiency Thermal Grease and Planar Heat Sink Surface.)		0.30	0.33	C/VV

CAUTION: These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.

Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V		780	830	
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 50V		125	130	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1MHz		7	9	
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>GS</sub> = 15V		5.1	10	
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 250V		4.1	8	ns
t <sub>d(off)</sub>	Turn-off Delay Time	I <sub>D</sub> = I <sub>D[Cont.]</sub> @ 25°C		12	18	113
t <sub>f</sub>	Fall Time	$R_G = 1.6 \Omega$		4.0	7	


# FUNCTIONAL CHARACTERISTICS (Push-Pull Configuration)


	Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
www.D	ataSheet4 PS	Common Source Amplifier Power Gain	f = 128  MHz $Idq = 15\text{mA}$ $V_{DD} = 150\text{V}$	14	16		dB
	η	Drain Efficiency	$P_{out} = 900W$	50	55		%
	Ψ	Electrical Ruggedness VSWR 5:1	PW = 3ms 10% duty cycle	No Degradation in Output Power			


① Pulse Test: Pulse width < 380  $\mu$ S, Duty Cycle < 2%.

Microsemi Reserves the right to change, without notice, the specifications and information contained herein.

#### Per transistor section unless otherwise specified.











Figure 4, Typical Threshold Voltage vs Tempera, Data Sheet 4U.com



www.DataSheet4U.com

RECTANGULAR PULSE DURATION (SECONDS)
FIGURE 5a, MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION





Figure 5b, TRANSIENT THERMAL IMPEDANCE MODEL

Table 1 - Typical Series Equivalent Large Signal Input - Output Impedance

Freq. (MHz)	$Z_{in}$ ( $\Omega$ ) gate to gate	$Z_{OL}\left(\Omega ight)$ drain - drain
30	5.2 -j10	41 -j20
60	1.37 -j5.2	26 -j25
90	.53 -j2.6	16 -j23
120	.25 -j1.0	10 -j20
150	.25 +j0.2	6.7 -j17

 $Z_{in}$  - Gate -gate shunted with 25 $\!\Omega$   $\,$  I  $_{DQ}$  = 15mA each side  $\,$  Z  $_{OL}$  - Conjugate of optimum load for 600 Watts peak output at V  $_{dd}$  = 150V  $\,$  25% duty cycle and PW = 5ms



C5-10 10nF 500V chip C11 1000uF 250V electroytic L1 30nH 1.5t #18 enam .375" dia www.Data62e680nH-02t #24 enam .312" dia

L3 2t #20 on Fair-Rite 2643006302 bead, ~ 2uH

R3-4 2.2kΩ 1/4W axial

T1 1:1 balun  $50\Omega$  coax on Fair-Rite 2843000102 core


T2 4:1  $25\Omega$  coax on 2843000102 Fair-Rite balun core T3 1:1 coax balun RG-303 on 2861006802 Fair-Rite core

TL1-2 Printed line L= 0.75" w=.23"

TL3-6 Printed line L= 0.65" w=.23"

0.23" wide stripline on FR-4 board is  $\sim 30\Omega Z_0$ 

#### Peak Output Power vs. Vdd and Duty Cycle



1.500

#### Notes:

The value of L1 must be adjusted as the supply voltage is changed to maintain resonance in the output circuit. At 128MHz its value changes from approximately 40nH at 100V to 30nH at 150V.

With the  $50\Omega$  drain-to-drain load, the duty cycle above 100V must be reduced to insure power dissipation is within the limits of the device. Maximum pulse length should be 100mS or less. See transient thermal impedance, figure 5.

#### Thermal Considerations and Package Mounting:

The rated power dissipation is only available when the package mounting surface is at 25°C and the junction temperature is 175°C. The thermal resistance between junctions and case mounting surface is 0.16°C/W. When installed, an additional thermal impedance of 0.15°C/W between the package base and the mounting surface is typical. Insure that the mounting surface is smooth and flat. Thermal joint compound must be used to reduce the effects of small surface irregularities. Use the minimum amount necessary to coat the surface. The heatsink should incorporate a copper heat spreader to obtain best results.

The package design clamps the ceramic base to the heatsink. A clamped joint maintains the required mounting pressure while allowing for thermal expansion of both the base and the heat sink. Four 4-40 (M3) screws provide the required mounting force. T = 6 in-lb (0.68 N-m).

### HAZARDOUS MATERIAL WARNING

The white ceramic portion of the device between leads and mounting surface is beryllium oxide, BeO. Beryllium oxide dust is toxic when inhaled. Care must be taken during handling and mounting to avoid damage to this area. These devices must never be thrown away with general industrial or domestic waste.