

AS1333

Data Sheet

650mA, Step Down DC/DC Converter for Portable Applications

1 General Description

The AS1333 is a step-down DC-DC converter designed to power portable applications from a single Li-Ion battery. The device also achieves high-performance in mobile phones and other applications requiring low dropout voltage.

The AS1333 steps down an input voltage of 3.25V to 5.5V to a fixed output voltage of 3.09V.

Fixed-frequency PWM operation minimizes RF interference. Shutdown function turns the device off and reduces battery consumption to 0.01µA (typ.).

The AS1333 is available in a 8-pin WL-CSP package. A high switching frequency (2 MHz) allows use of tiny surface-mount components. Only three small external surface-mount components, an inductor and two ceramic capacitors are required.


2 Key Features

- PWM Switching Frequency: 2MHz
- Single Lithium-Ion Cell Operation
- Fixed Output Voltage (3.09V)
- Maximum load capability of 650mA
- High Efficiency (96% Typ at 3.6VIN, 3.09VOUT at 400mA) from internal synchronous rectification
- Current Overload Protection
- Thermal Overload Protection
- Soft Start
- Low Dropout Voltage (140 mΩ Typ PFET)
- 8-pin WL-CSP

3 Applications


The AS1333 is an ideal solution for cellular phones, hand-held radios, RF PC cards, battery powered RF devices, and RFIC chipsets.

Figure 1. Typical Application Circuit



4 Pin Assignments

Figure 2. Pin Configuration



Pin Descriptions

Table 1. Pin Descriptions

Pin Name	Pin Number	Description
PVIN	A1	+2.7V to +5.5V Power Supply Voltage. Input to the internal PFET switch. Note: for guaranteed $V_{OUT} = 3.09V$ set $V_{IN} = 3.25V$ to $5.5V$;
VDD	B1	+2.7V to +5.5V Power Supply Voltage. Analog Supply Input. Note: for guaranteed $V_{OUT} = 3.09V$ set $V_{IN} = 3.25V$ to $5.5V$;
EN	C1	Enable Input. Set this digital input high for normal operation. For shutdown, set low.
NC	C2	May be connected to VDD, SGND or floating.
FB	C3	Feedback Pin. Connect to the output at the output filter capacitor.
AGND	B3	Analog and Control Ground.
PGND	A3	Power Ground.
SW	A2	Switch Pin. Switch node connection to the internal PFET switch and NFET synchronous rectifier. Connect to an inductor with a saturation current rating that exceeds the maximum switch peak current limit specification of the AS1333.

5 Absolute Maximum Ratings

Stresses beyond those listed in may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 4](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Min	Max	Units	Notes
VDD, PVIN to AGND	-0.3	+7.0	V	
PGND to AGND	-0.3	+0.3	V	
EN, FB, NC	AGND - 0.3	VDD + 0.3	V	7.0V max
SW	PGND - 0.3	PVIN + 0.3	V	
PVIN to VDD	-0.3	+0.3	V	
Operating Temperature Range	-40	+85	°C	
Junction Temperature (T _{J-MAX})		+150	°C	
Storage Temperature Range	-65	+150	°C	
Maximum Lead Temperature (Soldering, 10 sec)		+260	°C	
ESD Rating				
Human Body Model		2	kV	HBM MIL-Std. 883E 3015.7 methods
Operating Ratings				
Input Voltage Range	2.7	5.5	V	
Recommended Load Current		650	mA	
Junction Temperature (T _J) Range	-40	+125	°C	
Ambient Temperature (T _A) Range	-40	+85	°C	<p>In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated.</p> <p>Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} - (θ_{JA} × P_{D-MAX}).</p>

6 Electrical Characteristics

$T_A = T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; $PV_{IN} = V_{DD} = EN = 3.6\text{V}$, unless otherwise noted. Typ. values are at $T_A=25^{\circ}\text{C}$.

Table 3. Electrical Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{FB}	Feedback Voltage	$PV_{IN} = 3.6\text{V}$	3.028	3.09	3.15	V
I_{SHDN}	Shutdown supply current	$EN = SW = 0\text{V}^1$		0.01	2	μA
I_Q	DC bias current into VDD	$FB = 0\text{V}$, No Switching ²		1	1.4	mA
$R_{DSON(P)}$	Pin-Pin Resistance for PFET	$I_{SW} = 200\text{mA}$; $T_A = +25^{\circ}\text{C}$		140	200	$\text{m}\Omega$
		$I_{SW} = 200\text{mA}$			230	
$R_{DSON(N)}$	Pin-Pin Resistance for NFET	$I_{SW} = -200\text{mA}$; $T_A = +25^{\circ}\text{C}$		300	415	$\text{m}\Omega$
		$I_{SW} = -200\text{mA}$			485	
$I_{LIM,PFET}$	Switch peak current limit	Current limit is built-in, fixed, and not adjustable.	935	1100	1200	mA
F_{OSC}	Internal oscillator frequency		1.8	2	2.2	MHz
$V_{IH,EN}$	Logic high input threshold		1.2			V
$V_{IL,EN}$	Logic low input threshold				0.5	V
$I_{PIN,ENABLE}$	Pin pull down current			5	10	μA

1. Shutdown current includes leakage current of PFET.
2. I_Q specified here is when the part is operating at 100% duty cycle.

System Characteristics

$T_A = 25^{\circ}\text{C}$; $PV_{IN} = V_{DD} = EN = 3.6\text{V}$, unless otherwise noted. The following parameters are verified by characterisation and are not production tested.

Table 4. System Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Units
T_{ON}	Turn on time (time for output to reach 3.09V from Enable low to high transition)	$EN = \text{Low to High}$, $V_{IN} = 4.2\text{V}$, $V_{OUT} = 3.09\text{V}$, $C_{OUT} = 10\mu\text{F}$, $I_{OUT} \leq 1\text{mA}$		210	350	μs
η	Efficiency ($L = 3.3\mu\text{H}$, $\text{DCR} \leq 100\text{m}\Omega$)	$V_{IN} = 3.6\text{V}$, $V_{OUT} = 3.09\text{V}$, $I_{OUT} = 400\text{mA}$		96		%
V_{OUT_ripple}	Ripple voltage, PWM mode ¹	$V_{IN} = 4.2\text{V}$, $V_{OUT} = 3.09\text{V}$, $I_{OUT} = 10\text{mA}$ to 400mA		5		mVp-p
$Line_tr$	Line transient response	$V_{IN} = 600\text{mV}$ perturbation, over V_{in} range 3.4V to 5.5V $T_{RISE} = T_{FALL} = 10\mu\text{s}$, $V_{OUT} = 3.09\text{V}$, $I_{OUT} = 100\text{mA}$		50		mVpk
$Load_tr$	Load transient response	$V_{IN} = 4.2\text{V}$, $V_{OUT} = 3.09\text{V}$, transients up to 100mA , $T_{RISE} = T_{FALL} = 10\mu\text{s}$		50		mVpk

1. Ripple voltage should be measured at C_{OUT} electrode on good layout PC board and under condition using suggested inductors and capacitors.

7 Typical Operating Characteristics

Circuit in [Figure 23 on page 10](#), $PV_{IN} = VDD = EN = 3.6V$, $L = 3.3\mu H$ (LPS4018-332ML_), $C_{IN} = C_{OUT} = 10\mu F$ (GRM21BR61C106KA01) unless otherwise noted;

Figure 3. Quiescent Current vs. V_{IN}




Figure 4. Shutdown Current vs. Temperature




Figure 5. Switching Frequency Variation vs. Temp.




Figure 6. Output Voltage vs. Supply Voltage




Figure 7. Output Voltage vs. Temperature




Figure 8. Efficiency vs. Output Current




Figure 9. Switch Peak Current Limit vs. Temperature; closed loop




Figure 10. Load Transient Response; V_{OUT} = 3.09V, V_{IN} = 4.2V




Figure 11. Startup; V_{IN} = 3.6V, V_{OUT} = 3.09V, I_{OUT} < 1mA, R_{LOAD} = 3.3kΩ




Figure 12. Startup; V_{IN} = 4.2V, V_{OUT} = 3.09V, I_{OUT} < 1mA, R_{LOAD} = 3.3kΩ




Figure 13. Shutdown Response; $V_{IN}=3.6V$, $V_{OUT}=3.09V$, $R_{LOAD}=5\Omega$




Figure 14. Shutdown Response; $V_{IN}=4.2V$, $V_{OUT}=3.09V$, $R_{LOAD}=5\Omega$




Figure 15. Line Transient Response; $V_{IN}=3.3V$ to $3.9V$, $I_{OUT}=100mA$, $V_{OUT}=3.09V$




Figure 16. Timed Current Limit Response; $V_{IN} = 3.6V$




Figure 17. Output Voltage Ripple; $V_{OUT} = 3.09V$, $I_{OUT} = 200mA$




Figure 18. V_{OUT} Ripple in Skip Mode; $V_{IN}=3.31V$, $V_{OUT}=3.09V$, $R_{LOAD}=5\Omega$




Figure 19. $R_{DS(on)}$ (P-Chanel) vs. Temp.; $I_{sw}=200mA$




Figure 20. $R_{DS(on)}$ (N-Chanel) vs. Temp.; $I_{sw}=-200mA$





Figure 21. EN High Threshold vs. V_{in}




8 Detailed Description

The AS1333 is a simple, step-down DC-DC converter optimized for powering portable applications that require low dropout voltages such as mobile phones, portable communicators, and similar battery powered RFIC devices. Besides being packed with numerous features like current overload protection, thermal overload shutdown and soft start, AS1333 displays the following characteristics:


- Its operation is based on current-mode buck architecture with synchronous rectification for high efficiency.
- Allows the application to operate at maximum efficiency over a wide range of power levels from a single Li-Ion battery cell.
- Provides for a maximum load capability of 650mA in PWM mode, wherein the maximum load range may vary depending on input voltage, output voltage and the selected inductor.
- Is ranked at an efficiency of around 96% for a 400mA load with a 3.6V input and a fixed output voltage of 3.09V.

Figure 22. Functional Block Diagram



AS1333 is fabricated using a chip-scale 8-pin WL-CSP package, which requires special design considerations for implementation. Its fine bump pitch requires careful board design and precision assembly equipment. This package offers the smallest possible size, for space-critical applications such as cell phones, where board area is an important design consideration. The size of the external components is reduced by using a high switching frequency (2MHz). [Figure 1 on page 1](#) demonstrates that only three external power components are required for implementation. The WL-CSP package is appropriate for opaque case applications, where its edges are not subject to high intensity ambient red or infrared light. Also, the system controller should set EN low during power-up and other low supply voltage conditions. [See Shutdown Mode on page 11.](#)

Figure 23. Typical Operating System Circuit



Operating the AS1333

AS1333's control block turns on the internal PFET (P-channel MOSFET) switch during the first part of each switching cycle, thus allowing current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of around $(V_{IN} - V_{OUT}) / L$, by storing energy in a magnetic field.

During the second part of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET (N-channel MOSFET) synchronous rectifier on. As a result, the inductor's magnetic field collapses, generating a voltage that forces current from ground through the synchronous rectifier to the output filter capacitor and load.

While the stored energy is transferred back into the circuit and depleted, the inductor current ramps down with a slope around V_{OUT} / L . The output filter capacitor stores charge when the inductor current is high, and releases it when low, smoothing the voltage across the load. The output voltage is regulated by modulating the PFET switch on time to control the average current sent to the load. The effect is identical to sending a duty-cycle modulated rectangular wave formed by the switch and synchronous rectifier at SW to a low-pass filter formed by the inductor and output filter capacitor.

The output voltage is equal to the average voltage at the SW pin.

While in operation, the output voltage is regulated by switching at a constant frequency and then modulating the energy per cycle to control power to the load. Energy per cycle is set by modulating the PFET switch on-time pulse width to control the peak inductor current. This is done by comparing the signal from the current-sense amplifier with a slope compensated error signal from the voltage-feedback error amplifier. At the beginning of each cycle, the clock turns on the PFET switch, causing the inductor current to ramp up. When the current sense signal ramps past the error amplifier signal, the PWM comparator turns off the PFET switch and turns on the NFET synchronous rectifier, ending the first part of the cycle.

If an increase in load pulls the output down, the error amplifier output increases, which allows the inductor current to ramp higher before the comparator turns off the PFET. This increases the average current sent to the output and adjusts for the increase in the load. Before appearing at the PWM comparator, a slope compensation ramp from the oscillator is subtracted from the error signal for stability of the current feedback loop. The minimum on time of PFET in PWM mode is 50ns (typ.)

Internal Synchronous Rectifier

To reduce the rectifier forward voltage drop and the associated power loss, the AS1333 uses an internal NFET as a synchronous rectifier. The big advantage of a synchronous rectification is the higher efficiency in a condition where the output voltage is low compared to the voltage drop across an ordinary rectifier diode. During the inductor current down slope in the second part of each cycle the synchronous rectifier is turned on. Before the next cycle the synchronous rectifier is turned off.

There is no need for an external diode because the NFET is conducting through its intrinsic body diode during the transient intervals before it turns on.

Shutdown Mode

If EN is set to high (>1.2V) the AS1333 is in normal operation mode. During power-up and when the power supply is less than 2.7V minimum operating voltage, the chip should be turned off by setting EN low. In shutdown mode the following blocks of the AS1333 are turned off, PFET switch, NFET synchronous rectifier, reference voltage source, control and bias circuitry. The AS1333 is designed for compact portable applications, such as mobile phones where the system controller controls operation mode for maximizing battery life and requirements for small package size outweigh the additional size required for inclusion of UVLO (Under Voltage Lock-Out) circuitry.

Note: Setting the EN digital pin low (<0.5V) places the AS1333 in a 0.01 μ A (typ.) shutdown mode.

Thermal Overload Protection

To prevent the AS1333 from short-term misuse and overload conditions the chip includes a thermal overload protection. To block the normal operation mode the device is turning the PFET and the NFET off in PWM mode as soon as the junction temperature exceeds 150°C. To resume the normal operation the temperature has to drop below 125°C.

Note: Continuing operation in thermal overload conditions may damage the device and is considered bad practice.

Current Limiting For Protection

If in the PWM mode the cycle-by-cycle current limit of 1200mA (max.) is reached the current limit feature takes place and protect the device and the external components. A timed current limiting mode is working when a load pulls the output voltage down to approximately 0.375V. In this timed current limit mode the inductor current is forced to ramp down to a safe value. This is achieved by turning off the internal PFET switch and delaying the start of the next cycle for 3.5 μ s. The synchronous rectifier is also turned off in the timed current limit mode.

The advantage of the timed current limit mode is to prevent the device from the loss of the current control.

9 Application Information

Inductor Selection

For the external inductor, a 3.3 μ H inductor is recommended. Minimum inductor size is dependant on the desired efficiency and output current. Inductors with low core losses and small DCR at 2MHz are recommended.

Table 5. Recommended Inductor

Part Number	L	DCR	Current Rating	Dimensions (L/W/T)	Manufacturer
LPS4018-222ML_	2.2 μ H	0.070 Ω	2.9A	3.9x3.9x1.7mm	Coilcraft www.coilcraft.com
LPS4018-332ML_	3.3 μ H	0.080 Ω	2.4A	3.9x3.9x1.7mm	
LPS4018-472ML_	4.7 μ H	0.125 Ω	1.9A	3.9x3.9x1.7mm	

Capacitor Selection

A 10 μ F capacitor is recommended for C_{IN} as well as a 10 μ F for C_{OUT}. Small-sized X5R or X7R ceramic capacitors are recommended as they retain capacitance over wide ranges of voltages and temperatures.

Input and Output Capacitor Selection

Low ESR input capacitors reduce input switching noise and reduce the peak current drawn from the battery. Also low ESR capacitors should be used to minimize V_{OUT} ripple. Multi-layer ceramic capacitors are recommended since they have extremely low ESR and are available in small footprints.

For input decoupling the ceramic capacitor should be located as close to the device as practical. A 4.7 μ F input capacitor is sufficient for most applications. Larger values may be used without limitations.

A 2.2 μ F to 10 μ F output ceramic capacitor is sufficient for most applications. Larger values up to 22 μ F may be used to obtain extremely low output voltage ripple and improve transient response.

Table 6. Recommended Input and Output Capacitor

Part Number	C	TC Code	Rated Voltage	Dimensions (L/W/T)	Manufacturer
GRM188R60J475KE19	4.7 μ F	X5R	6.3V	0603	Murata www.murata.com
GRM219R60J475KE19	4.7 μ F	X5R	6.3V	0805	
GRM21BR61C475KA88	4.7 μ F	X5R	16V	0805	
GRM31CR71E475KA88	4.7 μ F	X7R	25V	1206	
GRM188R60J106ME47	10 μ F	X5R	6.3V	0603	
GRM21BR60J106KE19	10 μ F	X5R	6.3V	0805	
GRM21BR61A106KE19	10 μ F	X5R	10V	0805	
GRM32DR71C106KA01	10 μ F	X7R	16V	1210	
GRM21BR60J226ME39	22 μ F	X5R	6.3V	0805	
GRM32ER71A226KE20	22 μ F	X7R	10V	1210	


EN Pin Control

Drive the EN pin using the system controller to turn the AS1333 ON and OFF. Use a comparator, Schmidt trigger or logic gate to drive the EN pin. Set EN high (>1.2V) for normal operation and low (<0.5V) for a 0.01 μ A (typ.) shutdown mode. Set EN low to turn off the AS1333 during power-up and under voltage conditions when the power supply is less than the 2.7V minimum operating voltage. The part is out of regulation when the input voltage is less than 2.7V.

Layout Considerations

The AS1333 converts higher input voltage to lower output voltage with high efficiency. This is achieved with an inductor-based switching topology. During the first half of the switching cycle, the internal PMOS switch turns on, the input voltage is applied to the inductor, and the current flows from PVDD line to the output capacitor (C2) through the inductor. During the second half cycle, the PMOS turns off and the internal NMOS turns on. The inductor current continues to flow via the inductor from the device PGND line to the output capacitor (C2). Referring to [Figure 24](#), the AS1333 has two major current loops where pulse and ripple current flow. The loop shown in the left hand side is most important, because pulse current shown in [Figure 24](#) flows in this path. The right hand side is next. The current waveform in this path is triangular, as shown in [Figure 24](#). Pulse current has many high-frequency components due to fast di/dt. Triangular ripple current also has wide high-frequency components. Board layout and circuit pattern design of these two loops are the key factors for reducing noise radiation and stable operation. Other lines, such as from battery to C1(+) and C2(+) to load, are almost DC current, so it is not necessary to take so much care. Only pattern width (current capability) and DCR drop considerations are needed.


Figure 24. Current Loop



10 Package Drawings and Markings

The device is available in a 8-pin WL-CSP

Figure 25. Package Drawings



11 Ordering Information

The device is available as the standard products listed below.

Table 7. Ordering Information

Part Number	Marking	Description	Delivery Form	Package
AS1333-BWLT	ASQX	650mA, DC-DC Step-Down for RF	Tape and Reel	8-pin WL-CSP

All devices are RoHS compliant and free of halogene substances.

Copyrights

Copyright © 1997-2009, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpemstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement.

austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice.

Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



Contact Information

Headquarters

austriamicrosystems AG

A-8141 Schloss Premstaetten, Austria

Tel: +43 (0) 3136 500 0

Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

<http://www.austriamicrosystems.com/contact-us>