

AS3527

Advanced Audio Processor System

1 Description

This highly flexible and fully integrated audio processor system (AS3527) combines strong calculating power, high performance audio features with system power management options for battery powered devices.

Using advanced process technology and large on chip RAM unique power management techniques leads to outstanding system level low power consumption of 52mW for a complete flash-player during MP3 playback.

Based on a powerful ARM9TDMI capable of performing up to 200MIPS it is suited to run MP3, AAC, WMA, OGG... decoders and encoders and, in addition, it can perform advanced user interfaces, motion graphics support, video playback and much more.

The AS3527 SOC (system-on-a-Chip) features dedicated high speed interfaces for ATA IDE, USB2.0 HS-OTG and SDRAM ensuring maximum performance for download, upload, and playback.

Furthermore interfaces for NAND flashes, MMC/SD cards and Memory Stick ensure most flexible system design possibilities. Hardware support for parallel interfaces lower the CPU load serving complex and/or colour user interfaces.

Additional SPI, Fast UARTs and configurable serial high-speed data and control interfaces enable the addition of a number of connectivity options, radio broadcast and communication front ends:

- Satellite radio (XM-Radio, HD-Radio, Sirius, DAB)
- BT2.0 radio front ends or complete chip sets
- WiFi chip sets
- Comm receivers (i.e. GSM, etc)
- GPS radio or complete chip set

Two independently programmable PLLs generate the required frequencies for audio playback/recording, for the processor core and for the USB interface at the same time. An additional external clock input eliminates the use of external crystals when used in multi-processor systems like mobile phones.

It has a variety of audio inputs and outputs to directly connect electret microphones, and auxiliary signal sources via a 10-channel mixer to a headset 16 Ω /32 Ω or auxiliary audio peripherals. Selectable mixer bypasses lower the power consumption for simple playback operations and enlarger the system design flexibility.

Further the device offers advanced power management functions. All necessary ICs and peripherals in a Digital Audio Player with flash or hard-disk memory are supplied by the AS3527. The different regulated supply voltages are fully programmable. The power management block generates 11 different supply voltages out of a single battery supply. CPU, NAND flash, SRAM, memory cards, harddisk, LCD, LCD back-light, USB-HOST and USB-OTG can be powered.

The AS3527 has an independent 32kHz real time clock (RTC) on chip, which allows a complete power down of the system CPU and peripherals.

AS3527 also contains a charger for Li-Io batteries.

The single supply voltage may vary from 3.0V to 5.5V.

2 Key Features

2.1 Digital Core

Embedded 32-Bit RISC Controller



ARM

- ARM922TDMI RISC CPU
- 2.5Mbit on-chip RAM
- 1Mbit on chip ROM
- Clock speed max. 250MHz (200MIPS)
- Standard JTAG interface

USB 2.0 HS & OTG Interface

- Up to 480Mbit/s transfer speed
- USB 2.0 HS/FS physical including OTG support
- USB 2.0 HS/FS digital core including OTG host
- Dedicated dual port buffer RAM
- DMA bus master functionality

IDE Host Controller

- Supporting Ultra ATA 33/66/100/133 modes
- Programmable IO and Multi-word DMA capability
- Dedicated dual port buffer RAM
- DMA bus master functionality

External Memory Controller

- Dynamic memory interface
- Asynchronous static memory
- DMA bus master functionality

DMA Controller

- Single Master DMA controller
- 2 DMA channels possible at the same time
- 16 DMA requests supported

Interrupt Controller

- Support for 32 standard interrupts
- Support for 16 vectored IRQ interrupts

Audio Subsystem Interface

- Dedicated 2 wire serial control master
- I2S input and output with dual port buffer RAM

Nand Flash Interface

- 8 and 16bit flash support
- 3, 4 & 5 byte address support
- hardware ECC

MMC/SD Interface

- MMC/SD Card host for multiple card support
- 4 data line support for SD cards

MS / MS Pro Interface

- Dedicated dual port buffer RAM

Display Interface

- Serial and parallel controller supported
- FiFo buffered
- Programmable timing

Synchronous Serial Interface

- Master and slave operation
- 8 and 16 bit support
- Several protocol standards supported

I²S Interface

- Input multiplexed with audio subsystem
- selectable SPDIF input conversion
- Dedicated dual port buffer RAM

2 Wire Serial Control Interface

- Master and slave operation
- Standard and fast mode support

General Purpose IO Interface

- 4x 8-bit ports

Multiple Boot Options

- Selection of internal ROM or external boot device
- Internal boot loader supporting boot from external NorFlash, NandFlash, IDE, SPI host
- Internal USB boot loader with USB promer supporting initial factory programming and firmware update

2.2 Audio

Multi-bit Sigma Delta Converters

- DAC: 18bit with 94dB SNR ('A' weighted)
- ADC: 20bit with 90dB SNR ('A' weighted)
- Sampling Frequency: 8-48kHz
- 32 gain steps @ 1.5dB and MUTE

2 Line Inputs

- stereo, 2x mono or mono differential inputs
- 32 gain steps @ 1.5dB and MUTE

2 Microphone Inputs

- differential inputs
- 3 gain pre-sets (28/34/40 dB) and OFF with AGC
- 32 gain steps @ 1.5dB and MUTE
- microphone detection with about 50uA
- supply for electret microphone max 1mA
- voice activation and remote control by switch

2 Line Outputs

- max 1Vp @ 10k Ω in single ended stereo mode
- >32 Ω in mono differential mode to drive ear-pieces
- Mixer bypass
- 32 gain steps @ 1.5dB and MUTE

Stereo Headphone Audio Amplifier

- 2x 60mW @ 16 Ω driver capacity
- 32 gain steps @ 1.5dB and MUTE
- Click- and pop-less start-up and power down
- Headphone and over-current detection
- Phantom ground eliminates large capacitors
- Mixer bypass

10 Channel Audio Mixer

- mixes Line inputs, Mic inputs and DAC output
- separate selectable source for right and left channel
- possibility to select AGC to prevent clipping

2.3 Power Management

Li-Io Battery Charger

- automatic 50mA trickle charging
- prog. constant current charging (50 – 400mA)
- prog. constant voltage charging (3.9 - 4.25V)

Voltage Generation

- step down for harddisk (0.65V-3.4V, 500mA)
- step down for CPUcore (1.05V-1.2V, 250mA)
- step down for peripheral (0.65V-3.4V, 250mA)
- charge pump for USB OTG (5V, 10mA)
- step up for USB HOST/OTG (5V, 500mA)
- LDO for digital supply (2.9V, 200mA)
- LDO for analog supply (2.9V, 200mA)
- LDO for peripherals (1.2V-3.5V, 200mA)
- LDO for USB transceiver (3.26V, 200mA)
- LDO for RTC (1.0V-2.5V, 2mA)

25V Back-light step up converter

- for driving up to 6 white LEDs in series to achieve a uniform illumination
- current programmable up to 40mA (1.25mA steps)
- dimming with selectable timing

2.4 System

RTC

- ultra low power 32kHz oscillator
- 32bit RTC second counter, 96 days auto wake-up
- selectable alarm (seconds or minutes)
- trim able oscillator
- 128bit free SRAM for random settings
- 32kHz clock output to peripherals

Oscillator

- low power 12-24MHz Oscillator
- generating main system clock

Supervisor

- automatic battery monitoring with interrupt generation and selectable warning level
- automatic temp supervision with interrupt generation and selectable warning and shutdown levels
- power rail monitoring

General Purpose ADC

- 10bit resolution
- 21 inputs analog multiplexer

UID

- Unique Identification Number in OTP ROM for DRM

General

- Reset pin, watchdog, power good pin
- PWM output
- hibernation modes
- 5sec and 10sec emergency shut-down
- Wide battery supply range 3V – 5.5V
- MP3 playback with 52mW

Packages:

- AS3527-A: CTBGA224 13x13mm, 0.8mm pitch

3 Application

- Portable Digital Audio Player and Recorder
- Portable Digital Media Player
- PDA
- Smartphone

4 Block Diagram

Figure 1 AS3527 Block Diagram




Table of Contents

1	DESCRIPTION	1
2	KEY FEATURES	1
2.1	Digital Core	1
2.2	Audio	2
2.3	Power Management	3
2.4	System	3
3	APPLICATION	3
4	BLOCK DIAGRAM	4
5	ELECTRICAL SPECIFICATIONS	10
5.1	Absolute Maximum Ratings	10
5.2	Operating Conditions	11
5.2.1	Supply Voltages	11
5.2.2	Generated Supply Voltages	11
5.2.3	Operating Currents	12
5.2.4	Temperature Range	12
5.2.5	Audio Specification	13
6	DETAILED FUNCTIONAL DESCRIPTIONS	15
6.1	ARM922-T Processor Core	15
6.2	General	15
6.2.1	Block Diagrams	16
6.2.2	ARM922T Details	17
6.2.3	ARM V4T Architecture	17
6.2.4	JTAG Interface	19
6.2.5	Boot Concept	20
6.3	AHB Peripheral Blocks	22
6.3.1	Main 1T-RAM Memory (2.5 MBit)	22
6.3.2	On-Chip ROM	23
6.3.3	VIC – Vectored Interrupt Controller	23
6.3.4	SMDMAC - Single master DMAC	25
6.3.5	Multi Port Memory Controller (MPMC)	27
6.3.6	IDE Interface	28
6.3.7	USB 2.0 HS OTG interface	31
6.3.8	Memory Stick / Memory Stick Pro Interface	36

6.4	APB Peripheral Block	38
6.4.1	Timers	38
6.4.2	Watchdog Unit	42
6.4.3	SSP – Synchronous Serial Port	45
6.4.4	GPIO - General purpose input/output ports	47
6.4.5	MCI – SD / MMC Card Interface	49
6.4.6	I2cAudMas - I2C audio master interface	50
6.4.7	I2CMSI - I2C master/slave interface	51
6.4.8	I2SIN - I2S input interface	52
6.4.9	SPDIF interface	58
6.4.10	I2SOUT - I2S output interface	59
6.4.11	NAND Flash Interface	65
6.4.12	DBOP - Data Block Output Port	76
6.4.13	DBOP register definitions	77
6.4.14	UART – Universal Asynchronous Receiver/Transmitter	86
6.4.15	CGU - Clock generation unit	93
6.4.16	CCU - Chip Control Unit	107
6.5	AFE Audio Functions	112
6.5.1	Audio Line Inputs (2x)	112
6.5.2	Microphone Inputs (2x)	114
6.5.3	Audio Line Outputs (2x)	116
6.5.4	Headphone Output	117
6.5.5	DAC, ADC and I2S Digital Audio Interface	120
6.5.6	Audio Output Mixer	122
6.5.7	2-Wire-Serial Control Interface	123
6.6	AFE Power Management Functions	126
6.6.1	Low Drop Out Regulators	126
6.6.2	DCDC Step-Down Converter (3x)	129
6.6.3	Charger	133
6.6.4	15V Step-Up Converter	135
6.6.5	USB VBUS Supply	137
6.7	AFE SYSTEM Functions	140
6.7.1	SYSTEM	140
6.7.2	Hibernation	143
6.7.3	Supervisor	144
6.7.4	Interrupt Generation	145
6.7.5	Real Time Clock	146
6.7.6	10-Bit ADC	147
6.7.7	Unique ID Code (64 bit OTP ROM)	148
6.8	AFE Register Description	149
7	PINOUT AND PACKAGING	186
7.1	Package Variants	186
7.2	CTBGA224 Package Drawings	186
7.2.1	Marking	186
7.2.2	CTBGA224 Package Ball-out	187
7.2.3	CTBGA224 Ball List	188
7.3	Pad Cell Description	196
7.3.1	Digital Pads	196

8	APPENDIX	198
8.1	Memory MAP	198
8.2	Register definitions	200
8.2.1	Base Address definitions	200
9	ORDERING INFORMATION	201
10	COPYRIGHT	202
11	DISCLAIMER	202
12	CONTACT INFORMATION	202

Document Revisions

Revision	Chapter	Date	Owner	Description
0.99	all	Nov 7 th 06	wsg/pkm	Release candidate (V1.0) of AS3527 datasheet: based on AS3524 (V1.1) + AS3517 (V1.0) datasheets
1.00		Nov 20 th 06	wsg	Release V1.0; added review changes

ams AG
Technical content still valid

Related Documents

ARM922T Technical Reference Manual	DDI0184B_922T_TRM.pdf	http://www.arm.com
ARM9TDMI Technical Reference Manual	DDI0180A_9tdmi_trm.pdf	http://www.arm.com
PrimeCell™ MultiPort Memory Controller; PL172 Technical Reference Manual		http://www.arm.com
AMBA Specification (Rev 2.0)	IHI0011A_AMBA_SPEC.pdf	http://www.arm.com
PrimeCell™ Synchronous Serial Port; PL022 Technical Reference Manual		http://www.arm.com
PrimeCell™ General Purpose Input/Output; PL061 Technical Reference Manual		http://www.arm.com
PrimeCell™ Single Master DMA Controller; PL081 Technical Reference Manual		http://www.arm.com
PrimeCell™ Multimedia Card Interface; PL180 Technical Reference Manual		http://www.arm.com
PrimeCell™ Vectored Interrupt Controller; PL190 Technical Reference Manual		http://www.arm.com
CWda03 - SPDIF-AES/EBU TO I2S CONVERTER		http://www.coreworks.pt
TSMC TPZ013G3 Standard I/O Library Databook		http://www.tsmc.com
DesignWare USB 2.0 HI-SPEED ON-THE-GO Controller Subsystem		http://www.synopsys.com
DesignWare USB 2 PHY Hardmacro		http://www.synopsys.com
SMS2IP mem stick host controller		http://www.sony.com
ICON mem stick host con interface		http://www.sony.com
IDE host controller BK3710S		http://www.palmchip.com
AS352x USB MSC Boot Promer specification document	AS352X_USB_MSC_Boot_Promer_V07.doc	

5 Electrical Specifications

5.1 Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The device should be operated under recommended operating conditions.

Table 1 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Note
V _{IN_SUP}	digital supply pins	-0.5	3.7	V	Applicable for pins vdd_peri, vdd_mem, usb_vdda33t1, usb_vdda33t2, usb_vdda33t3, usb_vdda33c
V _{IN_CORE}	digital core supply pins	-0.5	1.68	V	Applicable for pins vdd_core
V _{IN_5V}	5V pins	-0.5	7.0	V	Applicable for pins BVDD, BVDDA, BVDDC, BVDDR, CHG_IN, usb_vbus
V _{IN_SW15}	15V pin	-0.5	17	V	Applicable for pins SW15
V _{IN_VSS}	Voltage difference at VSS terminals	-0.5	0.5	V	Applicable for pins AVSS, BVSSA, BVSSC, VSS_15V, vss_core, vss_peri, vss_mem, usb_vssa33t, usb_vssa33c
V _{IN_DVDD}	3.3V pins with diode to DVDD	-0.5	5.0 DVDD+0.5	V	Applicable for pins XRES, CLKOUT, SDI, SCLK, LRCK, MCLK, SDO, INTRQ, VPRG1, BATTEMP, ISINK, XIN32, XOUT32, XIN24, XOUT24, PWGD, Q32K
V _{IN_xDVDD}	pins with no diode to DVDD	-0.5	7.0V	V	Applicable for pins CSCL, CSDA, PWRUP
V _{IN_AVDD}	3.3V pins with diode to AVDD	-0.5	5.0 AVDD+0.5	V	Applicable for pins HPCM, HPGND, LOUT1L/R, LOUT2L/R, VREF, AGND, LIN1L/R, LIN2L/R, MIC1N/P, MIC2N/P, MSUP1, MSUP2
V _{IN_REG}	voltage regulator pins with diodes to BVDD	-0.5	5.0 BVDD+0.5	V	Applicable for pins AVDD, DVDD, PVDD1/2, CVDD1/2/3
V _{IN_RVDD}	voltage regulator pin with diode to BVDD	-0.5	3.6 BVDD+0.5	V	Applicable for pins RVDD
V _{IN_BVDD}	pins with diode to BVDD	-0.5	7.0 BVDD+0.5	V	Applicable for pins HPL/R, CHG_OUT
I _{scr}	Input Current (latchup immunity)	-100	100	mA	Norm: JEDEC 17
ESD	Electrostatic Discharge HBM		+/-1	kV	Norm: MIL 883 E method 3015
ESD_USB	Electrostatic Discharge HBM for USB Pins		+/-2	kV	Norm: MIL 883 E method 3015 (Pins: usb_dp, usb_dm, usb_vbus)
P _t	Total Power Dissipation (all supplies and outputs)		1000	mW	package constraint for CTBGA224
H	Humidity non-condensing	5	85	%	

Table 2 Soldering Conditions

Symbol	Parameter	Min	Max	Unit	Note
T _{body}	Package Body Temperature		260	°C	Norm IPC/JEDEC J-STD-020C, reflects moisture sensitivity level only
T _{peak}	Solder Profile(*)	235	245	°C	
D _{well}		30	45	s	above 217 °C

(*) austriamicrosystems AG strongly recommends to use underfill.

5.2 Operating Conditions

5.2.1 Supply Voltages

Table 3 Operating conditions for supply voltages

Symbol	Parameter	Min	Max	Unit	Note
BVDDx	Battery Supply Voltage BVDD, BVDDA, BVDDC, BVDDR	3.2	5.5	V	
VBUS	USB VBUS Voltage	4.0	5.5	V	
CHG_IN	Charger Supply Voltage	4.5	5.5	V	
V _{DELTA-}	Difference of Negative Supplies vss_peri, vss_core, vss_mem, usb_vssa33c, usb_vssa33t, AVSS, BVSSA, BVSSC, VSS_15V	-0.1	0.1	V	To achieve good performance, the negative supply terminals should be connected to low impedance ground plane.

5.2.2 Generated Supply Voltages

Following supply voltages for the digital system are generated by internal LDOs.

Table 4 Operating conditions for internal generated supply voltages

Symbol	Parameter	Min	Max	Unit	Note
VDD _{peri}		3.0	3.6	V	digital periphery supply voltage; to be connected to PVDD1 or PVDD2
VDD _{mem}		1.7	3.6	V	digital IO supply for MPMC PADs; to be connected to output of DCDC converter CVDD2 or CVDD3
VDD _{core}		1.08	1.26	V	digital core supply voltage; to be connected to output of DCDC converter CVDD1; see Note (1)
USBVDDA33 _T		3.15	3.45	V	USB analog supply transmit block; to be connected to vdd_peri
USBVDDA33 _C		3.15	3.45	V	USB analog supply common block; to be connected to vdd_peri
DVDD	Digital Supply Voltage	2.8	3.6	V	Digital Audio Supply Voltage (LDO2)
AVDD	Analogue Supply Voltage	2.8	3.6	V	Analog Audio Supply Voltage (LDO1)
V _{DELTA+}	Difference of pos supplies	-0.25	0.25	V	between DVDD and AVDD

Note(s) (1) For the VDD_CORE supply, voltage scaling should be applied to optimize power consumption and CPU speed performance. For normal operation with fclk (CPU ARM-922T clock) frequencies below 200 MHz, CVDD (supply of VDD_CORE) can be set to a lower value of 1.10 V. Only for setting fclk of the CPU to clock frequencies above 200 MHz, the VDD_CORE supply voltage must be set to 1.20 V typical conditions.

5.2.3 Operating Currents

Table 5 Supply currents

Symbol	Parameter	Typ	Max	Unit	Note
I_BVDD	Total current consumption at BVDD	22	340	mA	(1), (2), (3)
IDD_PERI_OP	Peripheral current	2	20	mA	
IDD_MEM_OP	External memory interface current	-	20	mA	(2)
IDD_CORE_OP	Digital core current	20	145	mA	(1), (2), (3)
IDD_USBA33T_OP	USB transmitter current		30	mA	
IDD_USBA33C_OP	USB common blocks current		30	mA	
I_Headphone	Headphone current from BVDD	1	40	mA	(3)
I_Audio	Analog audio frontend current from DVDD (2.9V) and AVDD (2.9V)	8	15	mA	(1), (3)

- Notes
- (1) Typical condition for playback of MP3 music with 44.1 KHz / 128 kbit with 32Ω headphones. The internal charge pump generates VDD_CORE. No external SDRAM connected. USB2.0 in standby.
 - (2) Maximum condition for ARM running at 250 MHz, AHB/APB bus and memory at 64 MHz, USB 2.0 in HS operation. For high current mode, the charge pump is disabled and IDD_CORE_OP is added to the total current consumption at BVDD.
 - (3) For maximum value: assuming maximum output power of 2x40 mW sine-wave into headphones (16Ω). Internal loss of headphone AB amplifier is included.

In the case of standby mode or in the case of configuring the device to stopped clock, following current consumption is measured.

Table 6 Leakage currents

Symbol	Parameter	Typ	Max	Unit	Note
IDD_PERI_LEAK			1500	μA	Including USBA33T, USBA33C
IDD_MEM_LEAK			500	μA	
IDD_CORE_LEAK			1000	μA	

5.2.4 Temperature Range

Table 7 Temperature Range

Symbol	Parameter	Min	Typ	Max	Unit	Note
T _{op}	Operating temperature range	0	25	85	°C	
T _j	Junction temperature range	0		110	°C	
R _{th}	Thermal Resistance		29		°C/W	

5.2.5 Audio Specification

Table 8 Audio Parameters

Symbol	Parameter	Min	Typ	Max	Unit	Note
DAC Input to Line Output						
FS	Full Scale Output		0.97		V _{RMS}	1kHz FS input
SNR	Signal to Noise Ratio		91		dB	A-weighted, no load, silence input
DR	Dynamic Range		88		dB	A-weighted, no load, -60dB FS 1kHz input
THD	Total Harmonic Distortion		-90		dB	1kHz FS input
SINAD	Signal to Noise and Distortion		85		dB	A-weighted, 1kHz FS input
Line Input to Line Output						
FS	Full Scale Output		0.96		V _{RMS}	1kHz 1V _{RMS} (FS) input
SNR	Signal to Noise Ratio		92		dB	A-weighted, no load, silence input
THD	Total Harmonic Distortion		-90		dB	1kHz 1V _{RMS} (FS) input
SINAD	Signal to Noise and Distortion		86		dB	A-weighted, 1kHz FS input
CS	Channel Separation		89		dB	
DAC Input to HP Output						
FS	Full Scale Output		0.895		V _{RMS}	R _L = 32Ω
			0.89		V _{RMS}	R _L = 16Ω
SNR	Signal to Noise Ratio		94		dB	A-weighted, no load, silence input
DR	Dynamic Range		90		dB	A-weighted, no load, -60dB FS 1kHz input
THD	Total Harmonic Distortion		-95		dB	no load, 1kHz FS input
			-75		dB	P _{out} =20mW, R _L = 32Ω, f=1kHz FS input
			-69	-60	dB	P _{out} =40mW, R _L = 16Ω, f=1kHz FS input
SINAD	Signal to Noise and Distortion		91		dB	A-weighted, no load, 1kHz FS input
			73		dB	A-weighted, P _{out} =20mW, R _L = 32Ω, f=1kHz FS input
			68		dB	A-weighted, P _{out} =40mW, R _L = 16Ω, f=1kHz FS input
CS	Channel Separation		74		dB	R _L = 32Ω
			68		dB	R _L = 16Ω
Line Input to HP Output						
FS	Full Scale Output		0.875		V _{RMS}	R _L = 32Ω, 1kHz 1V _{RMS} (FS) input
			0.87		V _{RMS}	R _L = 16Ω, 1kHz 1V _{RMS} (FS) input
SNR	Signal to Noise Ratio		95		dB	A-weighted, no load, silence input
DR	Dynamic Range		95		dB	A-weighted, no load, -60dB FS 1kHz (FS) input
THD	Total Harmonic Distortion		-91		dB	no load, 1kHz 1V _{RMS} input
			-75		dB	P _{out} =20mW, R=32Ω, 1kHz 1V _{RMS} (FS) input

Symbol	Parameter	Min	Typ	Max	Unit	Note
			-70	-60	dB	Pout=40mW, R=16Ω, 1kHz 1V _{RMS} (FS) input
SINAD	Signal to Noise and Distortion		87		dB	A-weighted, no load, 1kHz 1V _{RMS} input
			74		dB	A-weighted, Pout=20mW, R=32Ω, 1kHz 1V _{RMS} (FS) input
			68		dB	A-weighted, Pout=40mW, R=16Ω, 1kHz 1V _{RMS} (FS) input
CS	Channel Separation		75		dB	R _L = 32Ω
			70		dB	R _L = 16Ω
MIC Input to Line Output						
FS	Full Scale Output		0.97		V _{RMS}	1kHz FS input
SNR	Signal to Noise Ratio		81		dB	A-weighted, no load, silence input
DR	Dynamic Range		83		dB	A-weighted, no load, -60dB FS 1kHz input
THD	Total Harmonic Distortion		-78		dB	1kHz 27mV _{RMS} (-3dB FS) input
SINAD	Signal to Noise and Distortion		75		dB	A-weighted, 1kHz 27mV _{RMS} (-3dB FS) input
Line Input to ADC Output						
SNR	Signal to Noise Ratio		90		dB	A-weighted, no load, silence input
DR	Dynamic Range		90		dB	A-weighted, no load, -60dB FS 1kHz input
THD	Total Harmonic Distortion		-78		dB	1kHz 1V _{RMS} (-3dB FS) input
SINAD	Signal to Noise and Distortion		78		dB	A-weighted, 1kHz 1V _{RMS} (-3dB FS) input

6 Detailed Functional Descriptions

This chapter contains detailed functional descriptions of all modules of the chip. Central microcontroller is an ARM-9, all peripherals are connected to the AMBA bus which is divided into a AHB (advanced high speed bus) and APB (advanced peripheral bus) part. All audio, power management and system monitoring functions are controlled via an I2C interface (I2C audio master). This chapter includes also all detailed descriptions and performance values for these parts.

6.1 ARM922-T Processor Core

6.2 General

The ARM922T macrocell is a high-performance 32-bit RISC integer processor combining an ARM9TDMI™ processor core with:

- 8KB instruction cache and 8 KB data cache
- Instruction and data Memory Management Unit (MMU)
- Write buffer with 16 data words and 4 addresses
- Advanced Microprocessor Bus Architecture (AMBA™) AHB interface

The ARM922T provides a high-performance processor solution for open systems requiring full virtual memory management and sophisticated memory protection. The ARM922T processor core is capable of running at 250 MHz. The ARM922T hard macrocell has a very low power consumption. The integrated cache helps to significantly reduce memory bandwidth demands, improving performance and minimizing power consumption.

At 250 MHz the ARM922T consumes as little as 65 mW, making it ideal for high-performance battery operated audio or video applications.

The ARM core and associated bus structures are configured for little endian byte order (compatible with Windows CE™ and Symbian™ OS).

Table 9 ARM 922T characteristics

Cache (I/D)	MMU	AHB	Thumb	mW/MHz	MHz
8KB / 8KB	yes	yes	yes	0.25 @ 1.2 V	250

Features

- 32-bit RISC architecture (ARMv4T)
- Harvard architecture with separated instruction (I) and data (D) caches with 8 KB each and 8-word line length
- Five stage pipeline (fetch, decode, execute, memory, write back) enabling high master clock speeds
- 32-bit ARM instruction set for maximum performance and flexibility
- 16-bit Thumb instruction set for increased code density
- Enhanced ARM architecture V4 MMU to provide translation and access permission checks for instruction and data addresses. With this MMU different operating systems (Windows CE, Symbian ...) can be implemented.
- Industry standard AMBA bus interface (AHB and APB)
- Hard-macro implementation
- The processor core clock frequency (FCLK) is programmable up to 250MHz and the ARM922 power consumption is directly proportional to this clock frequency FCLK

6.2.1 Block Diagrams

Figure 2 ARM 922T Functional Block Diagram





Figure 3 ARM9TDMI Functional Block Diagram



6.2.2 ARM922T Details

The ARM922T macrocell is based on the ARM9TDMI Harvard architecture processor core with an efficient five-stage pipeline. To reduce the effect of memory bandwidth and latency on performance, the ARM922T macrocell includes separate caches and MMUs for both instructions and data. It also has a write buffer and physical address TAG RAM.

Caches

Two 8KB caches are implemented, one for instructions, the other for data, both with an 8-word line size. Separate buses connect each cache to the ARM9TDMI core permitting a 32 bit instruction to be fetched and fed into the Decode stage of the pipeline at the same time as a 32 bit data access for the memory stage of the pipeline.

Cache lock-down is provided to permit critical code sequences to be locked into the cache to ensure predictability for real-time code. The cache replacement algorithm can be selected by the operating system as either pseudo-random or round-robin. Both caches are 64-way set-associative. Lock-down operates on a per-way basis.

Write Buffer

The ARM922T macrocell also incorporates a 16-data, 4-address write buffer to avoid stalling the processor when writes to external memory are performed.

PA TAG RAM

The ARM922T macrocell implements a physical address TAG RAM (PA TAG RAM) to perform write-backs from the data cache.

The physical addresses of all the lines held in the data cache are stored by the PA TAG memory, removing the requirement for address translation when evicting a line from the cache.

MMU

The ARM922T macrocell implements an enhanced ARMv4 MMU to provide translation and access permission checks for the instruction and data address ports of the ARM9TDMI core.

The MMU features are:

- Standard ARMv4 MMU mapping sizes, domains, and access protection scheme
- Mapping sizes are 1 MB sections, 64 KB large pages, 4 KB small pages, and new 1KB tiny pages
- Access permissions for sections
- Access permissions for large pages and small pages can be specified separately for each quarter of the page (subpages)
- Access permissions for tiny pages
- 16 domains implemented in hardware
- 64-entry instruction Translation-Lookaside-Buffer (TLB) and 64-entry data TLB
- Hardware page table walks
- Round-robin replacement algorithm (also called cyclic)

Control Coprocessor (CP15)

The control coprocessor is provided for configuration of the caches, the write buffer, and other ARM922T options.

Eleven registers are available for program control:

- Register 1 controls system operation parameters including endianness, cache, and MMU enable
- Register 2 and 3 configure and control MMU functions
- Register 5 and 6 provide MMU status information
- Register 7 and 9 are used for cache maintenance operations
- Register 8 and 10 are used for MMU maintenance operations
- Register 13 is used for fast context switching
- Register 15 is used for test.

Debug Features

The ARM9TDMI processor core incorporates an EmbeddedICE unit and EmbeddedICE-RT logic permitting both software tasks and external debug hardware to

- Set hardware and software breakpoints
- Perform single-stepping
- Enable access to registers and memory

This functionality is implemented as a coprocessor and is accessible from hardware through the JTAG port.

Full-speed, real-time execution of the processor is maintained until a breakpoint is hit.

At this point control is passed either to a software handler or to JTAG control.

6.2.3 ARM V4T Architecture

The ARM9TDMI processor core implements the ARMv4T Instruction Set Architecture (ISA). The ARMv4T ISA is a superset of the ARMv4 ISA with additional support for the Thumb 16-bit compressed instruction set.

Performance and Code Density

The ARM9TDMI core executes two instruction sets

- 32-bit ARM instruction set
- 16-bit Thumb instruction set

The ARM instruction set is designed so that a program can achieve maximum performance with the minimum number of instructions. Most ARM9TDMI instructions are executed in a single cycle.

The simpler Thumb instruction set offers much increased code density deducing code size and memory requirement.

Code can switch between the ARM and Thumb instruction sets on any procedure call.

ARM9TDMI Integer Pipeline Stages

The integer pipeline consists of five stages to maximize instruction throughput in the ARM9TDMI core:

- Fetch
- Decode and register read
- Execute shift and ALU operation, or address calculate, or multiply
- Memory access and multiply
- Write register

By using a five-stage pipeline, the ARM922T delivers a throughput approaching one instruction per cycle.

Registers

The ARM9TDMI processor core consists of a 32-bit datapath and associated control logic. This datapath contains 31 general-purpose registers, coupled to a full shifter, Arithmetic Logic Unit, and a multiplier. At any one time 16 registers are visible to the user. The remainder are mode-specific replacement registers (banked registers) used to speed up execution processing, and make nested exceptions possible.

Register 15 is the Program Counter (PC) that can be used in all instructions to reference data relative to the current instruction. R14 holds the return address after a subroutine call. R13 is used (by software convention) as a stack pointer.

Exception Types/Modes

The ARM9TDMI core supports five types of exception, and a privileged processing mode for each type. The types of exceptions are:

- Fast interrupt (FIQ)
- Normal interrupt (IRQ)
- Memory aborts (used to implement memory protection or virtual memory)
- Attempted execution of an undefined instruction
- Software interrupts (SWIs)

All exceptions have banked registers for R14 and R13. After an exception, R14 holds the return address for exception processing. This address is used both to return after the exception is processed and to address the instruction that caused the exception.

R13 is banked across exception modes to provide each exception handler with a private stack pointer. The fast interrupt mode also banks registers 8 to 12 so that interrupt processing can begin without the need to save or restore these registers.

A seventh processing mode, System mode, uses the User mode registers. System mode runs tasks that require a privileged processor mode and enables them to invoke all classes of exceptions.

Status Registers

All other processor states are held in status registers. The current operating processor status is in the Current Program Status Register (CPSR). The CPSR holds:

- Four ALU flags (Negative, Zero, Carry, Overflow)
- An interrupt disable bit for each of the IRQ and FIQ interrupts
- A bit to indicate ARM or Thumb execution state
- Five bits to encode the current processor mode

All five exception modes also have a Saved Program Status Register (SPSR) that holds the CPSR of the task immediately before the exception occurred.

Conditional Execution

All ARM instructions can be executed conditionally and can optionally update the four condition code flags (Negative, Zero, Carry, and Overflow) according to their result. Fifteen conditions are implemented.

Classes of Instructions

The ARM and Thumb instruction sets can be divided into four broad classes of instruction:

- Data processing instructions
- Load and store instructions
- Branch instructions
- Coprocessor instructions

Data Processing Instructions

The data processing instructions operate on data held in general-purpose registers. Of the two source operands, one is always a register. The other has two basic forms:

- An immediate value
- A register value optionally shifted

If the operand is a shifted register, the shift can be an immediate value or the value of another register. Four types of shift can be specified. Most data processing instructions can perform a shift followed by a logical or arithmetic operation.

There are two classes of multiply instructions:

- Normal, 32 bit result
- Long, 64 bit result variants.

Both types of multiply instruction can optionally perform an accumulate operation

Load and Store Instructions

There are two main types of load and store instructions:

- Load or store the value of a single register
- Load or store multiple register values

Load and store single register instructions can transfer a 32-bit word, a 16-bit halfword, or an 8-bit byte between memory and a register. Byte and halfword loads can be automatically zero extended or sign extended as they are loaded. These instructions have three primary addressing modes:

- Offset
- Pre-indexed
- Post-indexed

The address is formed by adding an immediate, or register-based, positive, or negative offset to a base register. Register-based offsets can also be scaled with shift operations. Pre-indexed and post-indexed addressing modes update the base registers with the base plus offset calculation.

As the PC is a general-purpose register, a 32-bit value can be loaded directly into the PC to perform a jump to any address in the 4GB memory space.

Load and store multiple instructions perform a block transfer of any number of the general purpose registers to, or from, memory. Four addressing modes are provided:

- Pre-increment addressing
- Post-increment addressing
- Pre-decrement addressing
- Post-decrement addressing

The base address is specified by a register value (that can be optionally updated after the transfer). As the subroutine return address and the PC values are in general-purpose registers, very efficient subroutine calls can be constructed.

Branch Instructions

As well as letting data processing or load instructions change control flow (by writing the PC) a standard branch instruction is provided with 24-bit signed offset, providing for forward and backward branches of up to 32 MB.

A branch with link (BL) instruction enables efficient subroutine calls. BL preserves the address of the instruction after the branch in R14 (Link register or LR). This lets a move instruction put the LR in to the PC and return to the instruction after the branch.

The branch and exchange (BX) instruction switches between ARM and Thumb instruction sets with the return address optionally preserving the operating mode of the calling subroutine.

Coprocessor Instructions

There are three types of coprocessor instructions:

- Coprocessor data processing instructions
- Coprocessor register transfer instructions
- Coprocessor data transfer instructions

6.2.4 JTAG Interface

The ARM933T debug interface is based on IEEE Std. 1149.1- 1990, standard test access port. The ARM922T contains hardware extensions for advanced debugging features. These are intended to ease the development of application software.

The debug extensions allow the core to be stopped by one of the following:


- A given instruction fetch (breakpoint)
- A data access (watchpoint)
- Asynchronously by a debug request

When this happens, the ARM922T is said to be in debug state. At this point, you can examine the internal state of the core and the external state of the system. When examination is complete, you can restore the core and system state and resume program execution.

Normally, all control for debugging is done by running a debugger software (ARM AXD or ARM Realview Debugger) on a debug host PC. Connection to the chip is done by an ARM Multi-ICE interface, which connects either to the parallel port or the USB port of the debug host PC.

The connection to the multi-ICE interface is done via a 20 way connector and ribbon cable. Following diagram shows the signals connections of the AS3527 to this ICE connector.

Figure 4 Interface connector to multi-ICE



6.2.5 Boot Concept

It can be selected if the system should boot either using the internal ROM (internal boot loader) or an external ROM/Flash (connected to the MPMC interface). XPC[0] is read within global chip reset to do the selection of either internal or external boot.

Table 10 Boot definitions for internal/external boot selection

XPC[0]	Bootling Option
1	Internal ROM
0	External ROM/Flash

For the internal bootloader, two chip versions are available: C21 and C22. Version C22 has additional features and is fully backward compatible to C21.

Internal Bootloader Version C21

Within the internal ROM boot loader several options for booting can be selected:

- SSP IF - SPI master for ST serial flash types
- SSP IF - SPI slave
- NandFlash
- Debug UART diagnostics

All boot loader options of the internal bootloader are configured by XPC[3:1] pins. External pull-up or pull-down resistors should be used to configure the boot options.

Table 11 Boot definitions Chip version C21

XPC[3:1]		Boot Device
0	000	SPI master ST M25Pxx serial Nor Flash
1	001	reserved
2	010	SPI slave
3	011	NandFlash (SB/BB - autodetect)
4	100	NandFlash (SB/BB - autodetect)
5	101	UART / Command Line Interface without diagnostics
6	110	UART / Command Line Interface without diagnostics
7	111	UART / Command Line Interface with diagnostics

Internal Bootloader Version C22

For chip version C22 the boot loader is extended with two additional features

- IDE boot: direct boot from harddisk
- USB boot promer. In the case that a USB connection is present and either an update button is pressed or there is no bootable device, the USB promer is started (see Figure 5 "Boot decision between normal boot and USB boot promer" for details). The USB boot promer allows update of the firmware by using an USB mass storage class device. This update can be used either for initial programming (factory programming) or as mechanism for an in-field firmware update.

The C22 boot loader is fully compatible to the C21 boot loader except for mode 4, where the previous NAF boot mode is replaced by IDE boot. For version C22, NAF boot is only available in mode 3. Refer to Table 12 "Boot definitions Chip version C22" for details.

The update button is located between xpa[4] and xpa[0]. Within the key scan routine, xpa[4] is driven shortly to each logic level "0" and "1" and the value of xpa[0] is read back to sense a keypress of the update button.

For the USB promer, it is necessary that frequency settings defining the quartz crystal frequency are defined by the pins xpc[3:1]. For details refer to "Table 13 USB promer frequency settings". These settings are read at the beginning in the initialisation routine of the bootloader.

Figure 5 Boot decision between normal boot and USB boot promer




Table 12 Boot definitions Chip version C22

XPC[3:1]	Boot Device
0 000	SPI master ST M25Pxx serial Nor Flash
1 001	SPI master Atmel AT45DB011B serial Nor Flash
2 010	SPI slave
3 011	NandFlash
4 100	IDE
5 101	reserved for developers mode
6 110	UART / Command Line Interface without diagnostics
7 111	UART / Command Line Interface with diagnostics

Table 13 USB promer frequency settings

XPA[6:4]	USB promer frequency settings
000	24 MHz
001	20 MHz
010	13 MHz
011	12 MHz
100	10 MHz
others	reserved / defaults to 24 MHz

6.3 AHB Peripheral Blocks

ARM AHB ("advanced high-performance bus") is the new generation of AMBA bus, which is intended to address the requirements of high-performance synthesizable designs. AMBA AHB implements the features required for high performance, high clock frequency systems including:

- burst transfers
- split transactions
- single cycle bus master handover
- non-tristate implementation
- 32 bit bus width
- the clock frequency of the AHB can set by software up to 65MHz

6.3.1 Main 1T-RAM Memory (2.5 MBit)

The memory subsystem consists of a RAM part and a ROM part.

Within the RAM memory subsystem, following functions are included:

- 1-TRAM controller with AHB bus slave interface
- 1-TRAM memory macros

6.3.1.1 1-TRAM Controller

The 1T RAM Controller is a slave interface connected to the AMBA AHB bus.

- slave AHB interface
- supports byte(8 bit), half-word(16 bit) and word(32 bit) read/write accesses
- 128-bit Line Buffer as temporary storage to reduce the number of memory accesses and optimise power consumption
- controls 5TSMC 1T-RAM instances

6.3.1.2 On-Chip 1T-RAM macro blocks

TSMC Emb1tRAM™ technology is a special kind of DRAM, which is implemented in a logic CMOS process. This innovative concept and design guarantees lowest power, high density, high performance and high yield advantages.

ECC (Error Correction Code) technique is applied in the macro to dynamically correct errors caused by hard defects or soft errors. No fuses are needed because the conventional redundancy scheme is replaced with ECC design in the macro.

The macro can be operated at clock rate from 20MHz up to maximum AHB bus clock frequency in flow through random access mode. In the product, one idle cycle for refresh is needed in every 32 clock cycles.

Total 5 macros with organisation of 4Kx128 = 64 KByte each are implemented. For the refresh, one master macro is generating the refresh clock (T1F4Kx128_PIFE) and four macros are connected serially in slave mode to the refresh clock (T1F4Kx128PIFES).

Features

- 20Mhz to 65Mhz operation speed
- Flow through random access
- Built-in error correction (ECC)
- 128-bit wide data bus
- Separated data in/out bus
- SRAM-style interface operation
- Built-in refresh controller with refresh clock generator

6.3.2 On-Chip ROM

6.3.2.1 ROM Controller

The ROM controller implements the AHB slave interface for accessing the ROM.

The ROM controller generates OK response for all reads and error response for all writes.

Access width is always 32 bits.

6.3.2.2 1MBIT ROM

128 KByte of on-chip mask-programmable ROM are included.

The ROM is metal mask programmable by a single mask change (VIA2).

The ROM contains the following firmware package

- Boot loader


6.3.3 VIC – Vectored Interrupt Controller

The ARM PrimeCell™ PL190 “vectored interrupt controller” is included in the AHB system.

6.3.3.1 Features

- AMBA specification Rev 2.0 compliant
- support for 32 standard interrupts
- support for 16 vectored interrupts
- hardware interrupt priority
- IRQ and FIQ generation
- AHB mapped for fast interrupt response
- software interrupt generation
- test registers
- raw interrupt status
- interrupt request status
- interrupt masking
- privileged mode support

Figure 6 VIC Block Diagram



6.3.3.2 VIC Interrupt Sources

Table 14 VIC Interrupt Sources


IRQ Source	Module	IRQ Source	Module
0	Watchdog	16	GPIO4 (XPD)
1	Timer 1	17	-
2	Timer 2	18	CGU
3	USB	19	Memory Stick
4	DMAC	20	DBOP
5	Nand Flash	21	-
6	IDE	22	-
7	MCI INTR0	23	-
8	MCI INTR1	24	-
9	AUDIO IRQ	25	-
10	SSP	26	-
11	I2C MS	27	-
12	I2C Audio	28	-
13	I2SIN	29	GPIO1 (XPA)
14	I2SOUT	30	GPIO2 (XPB)
15	UART	31	GPIO3 (XPC)

6.3.4 SMDMAC - Single master DMAC

The ARM PrimeCell™ PL081 “SMDMAC single master DMA controller” is included in the AHB system.

- AMBA specification Rev 2.0 compliant
- two DMA channels. Each channel can support a unidirectional transfer
- provides 16 peripheral DMA request lines
- single DMA and burst DMA request signals. Each peripheral connected to the PrimeCell™ SMDMAC can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the PrimeCell™ SMDMAC
- Memory-to-Memory, memory-to-peripheral, peripheral-to-memory and peripheral-to-peripheral transfers.
- Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not need to occupy contiguous areas of memory
- Hardware DMA channel priority. Each DMA channel has a specific hardware priority. DMA channel 0 has the highest priority and channel 1 has the lowest priority. If requests from two channels become active at the same time the channel with the highest priority is serviced first.
- AHB slave DMA programming interface. The PrimeCell™ SMDMAC is programmed by writing to the DMA control registers over the AHB slave interface
- One AHB bus master for transferring data. This interface is used to transfer data when a DMA request goes active.

Figure 7 SMDMAC Block Diagram



6.3.4.1 DMAC Registers

Table 15 DMAC Registers

Register Name	Base Address	Offset	Note
DMAC_IntStatus	AS3527_DMxAC_BASE	0x000	Interrupt status register
DMAC_IntTCStatus	AS3527_DMxAC_BASE	0x004	Interrupt terminal count status register
DMAC_IntTCClear	AS3527_DMxAC_BASE	0x008	Interrupt terminal count clear register
DMAC_IntErrorStatus	AS3527_DMxAC_BASE	0x00C	Interrupt error status register
DMAC_IntErrorClear	AS3527_DMxAC_BASE	0x010	Interrupt error clear register
DMAC_RawIntTCStatus	AS3527_DMxAC_BASE	0x014	Raw interrupt terminal count status register
DMAC_RawIntErrorStatus	AS3527_DMxAC_BASE	0x018	Raw interrupt error status register
DMAC_SoftBReq	AS3527_DMxAC_BASE	0x020	Software burst request register
DMAC_SoftSReq	AS3527_DMxAC_BASE	0x024	Software single request register
DMAC_SoftLBRReq	AS3527_DMxAC_BASE	0x028	Software last burst request register
DMAC_SoftSBReq	AS3527_DMxAC_BASE	0x02C	Software last single request register
DMAC_Configuration	AS3527_DMxAC_BASE	0x030	Configuration register
DMAC_Sync	AS3527_DMxAC_BASE	0x034	Synchronisation register
DMAC_C0SrcAddr	AS3527_DMxAC_BASE	0x100	Channel 0 source address
DMAC_C0DestAddr	AS3527_DMxAC_BASE	0x104	Channel 0 destination address
DMAC_C0LLI	AS3527_DMxAC_BASE	0x108	Channel 0 linked list item register
DMAC_C0Control	AS3527_DMxAC_BASE	0x10C	Channel 0 control register
DMAC_C0Configuration	AS3527_DMxAC_BASE	0x110	Channel 0 configuration register
DMAC_C1SrcAddr	AS3527_DMxAC_BASE	0x120	Channel 1 source address
DMAC_C1DestAddr	AS3527_DMxAC_BASE	0x124	Channel 1 destination address
DMAC_C1LLI	AS3527_DMxAC_BASE	0x128	Channel 1 linked list item register
DMAC_C1Control	AS3527_DMxAC_BASE	0x12C	Channel 1 control register
DMAC_C1Configuration	AS3527_DMxAC_BASE	0x130	Channel 1 configuration register
DMAC_PeripheralId0	AS3527_DMxAC_BASE	0xFE0	peripheral ID0 register
DMAC_PeripheralId1	AS3527_DMxAC_BASE	0xFE4	peripheral ID1 register
DMAC_PeripheralId2	AS3527_DMxAC_BASE	0xFE8	peripheral ID2 register
DMAC_PeripheralId3	AS3527_DMxAC_BASE	0xFEC	peripheral ID3 register
DMAC_CellId0	AS3527_DMxAC_BASE	0xFF0	peripheral cell ID0 register
DMAC_CellId1	AS3527_DMxAC_BASE	0xFF4	peripheral cell ID1 register
DMAC_CellId2	AS3527_DMxAC_BASE	0xFF8	peripheral cell ID2 register
DMAC_CellId3	AS3527_DMxAC_BASE	0xFFC	peripheral cell ID3 register


6.3.5 Multi Port Memory Controller (MPMC)

The MPMC block is integrated into the AMBA system through AHB slave port.

The PrimeCell™ MPMC offers:

- AMBA 32-bit AHB compliance.
- Dynamic memory interface support including SDRAM and JEDEC low-power SDRAM
- Asynchronous static memory device support including RAM, ROM, and Flash, with or without asynchronous page mode.
- Low transaction latency.
- Read and write buffers to reduce latency and to improve performance.
- Single AHB interface for accessing external memory.
- 8-bit and 16-bit wide static memory support.
- 16-bit wide chip select SDRAM memory support.
- Static memory features include:
 - asynchronous page mode read
 - programmable wait states
 - bus turnaround delay
 - output enable, and write enable delays
 - extended wait
- Two chip selects for synchronous memory and two chip selects for static memory devices.
- Software controllable HCLK to MPMCCLKOUT ratio.
- Power-saving modes dynamically control SDRAM MPMCCKEOUT and MPMCCLKOUT.
- Dynamic memory self-refresh mode supported by software.
- Controller supports 2K, 4K, and 8K row address synchronous memory parts. That is typical 512MB, 256MB, 128MB, and 16Mb parts, with 8, 16 bits per device.
- Two reset domains enable dynamic memory contents to be preserved over a soft reset.
- A separate AHB interface to program the MPMC. This enables the PrimeCell™ MPMC registers to be situated in memory with other system peripheral registers.
- Locked AHB transactions supported.
- Support for all AHB burst types.

Figure 8 Multi Port Memory Controller Block Diagram



6.3.6 IDE Interface

The IDE host interface core provides an efficient and easy-to-use interface to IDE and ATAPI devices. The core implements programmable I/O, Multi-word DMA, and Ultra ATA-33, -66, -100 and -133 modes of operation and supports up to two devices. The core interface to the system-on-chip provides PIO access and DMA capability to optimise data transfers to and from the IDE devices. For ease of integration, this interface includes a register set compatible with the Intel chip set, including a descriptor-based scatter-gather DMA core. This core is compatible with ATA-4 with Ultra ATA-33, -66, -100 and -133 extensions. Single-word DMA is not supported.

The licensed SpeedSelect™ technology allows the core to be reconfigured to support any timing mode for PIO, Multi-Word DMA, and Ultra ATA transfers (-33, -66, -100 or -133) while running at any clock frequency. Interface to the host processor is the AMBA AHB bus architecture.

There are two AHB interfaces on the core: an AHB master and an AHB slave.

6.3.6.1 AHB Master Interface

The AHB Master implements a subset of the AHB protocol. The following features are supported:

- Single transfer, unspecified-length, 4-beat incrementing and optionally 8-beat incrementing bursts (HBURST will be '000', '001', '011', or optionally '101')
- Accesses that cross a 1kB boundary will be unspecified-length incrementing (HBURST will be '001')
- 16-bit and 32-bit transfers only (HSIZE will only be '001' or '010')
- BUSY cycles are not issued (HTRANS will not be '01')
- HPROT is not implemented
- OKAY, SPLIT and RETRY responses accepted (HRESP may be '00', '10' or '11')
- HLOCK asserted during fixed-length bursts
- The AHB master may be granted by default


6.3.6.2 AHB Slave Interface

The AHB Slave implements a subset of the AHB protocol. The following features are supported:

- Non-burst only (HBURST must be '000')
- 8-, 16-, or 32-bit transfers only (HSIZE must be '000', '001' or '010')
- No advantage is gained by issuing a SEQ cycle over a NONSEQ cycle (HTRANS values of '10' and '11' are interpreted identically)
- HPROT is ignored
- HRESP is '00' (OKAY)
- HREADY is issued no sooner than 2 clock cycles after a valid SEQ or NONSEQ cycle
- The AHB slave may be selected by default

6.3.6.3 IDE Block diagram

Figure 9 IDE Block Diagram



6.3.6.4 IDE Interface Registers


Table 16 IDE Interface Registers

Register Name	Base Address	Offset	Note
IdeReg_BMICP	AS3527_CF_IDE_BASE	0x00	primary channel bus master command
IdeReg_BMISP	AS3527_CF_IDE_BASE	0x02	primary channel bus master status
IdeReg_BMIDTPP_LO	AS3527_CF_IDE_BASE	0x04	primary channel bus master table pointer
IdeReg_BMIDTPP_HI	AS3527_CF_IDE_BASE	0x06	
IdeReg_IDETIMP_LO	AS3527_CF_IDE_BASE	0x40	primary channel timing register
IdeReg_IDETIMP_HI	AS3527_CF_IDE_BASE	0x41	
IdeReg_IDETIMS_LO	AS3527_CF_IDE_BASE	0x42	secondary channel timing register
IdeReg_IDETIMS_HI	AS3527_CF_IDE_BASE	0x43	
IdeReg_SIDETIM	AS3527_CF_IDE_BASE	0x44	slave IDE timing register
IdeReg_SLEWCTL_LO	AS3527_CF_IDE_BASE	0x45	slew rate control register
IdeReg_SLEWCTL_HI	AS3527_CF_IDE_BASE	0x46	
IdeReg_IDESTAT	AS3527_CF_IDE_BASE	0x47	IDE status register
IdeReg_UDMACTL	AS3527_CF_IDE_BASE	0x48	ultra DMA control register
IdeReg_UDMATIM_LO	AS3527_CF_IDE_BASE	0x4A	ultra DMA timing register
IdeReg_UDMATIM_HI	AS3527_CF_IDE_BASE	0x4B	
IdeReg_MISCCTL	AS3527_CF_IDE_BASE	0x50	miscellaneous control register
IdeReg_REGSTB	AS3527_CF_IDE_BASE	0x54	task file register strobe timing register
IdeReg_REGRCVR	AS3527_CF_IDE_BASE	0x58	task file register recovery timing register
IdeReg_DATSTB	AS3527_CF_IDE_BASE	0x5C	data register PIO strobe timing register
IdeReg_DATRCVR	AS3527_CF_IDE_BASE	0x60	data register PIO recovery timing register
IdeReg_DMASTB	AS3527_CF_IDE_BASE	0x64	DMA strobe timing register
IdeReg_DMARCVR	AS3527_CF_IDE_BASE	0x68	DMA recovery timing register
IdeReg_UDMASTB	AS3527_CF_IDE_BASE	0x6C	ultra DMA strobe timing register
IdeReg_UDMATRP	AS3527_CF_IDE_BASE	0x70	ultra DMA ready-to-stop timing register
IdeReg_UDMATENV	AS3527_CF_IDE_BASE	0x74	ultra DMA timing envelope register
IdeReg_IORDYTMP	AS3527_CF_IDE_BASE	0x78	primary IO ready timer configuration reg
IdeReg_IORDYTMS	AS3527_CF_IDE_BASE	0x7C	secondary IO ready timer configuration reg
IdeTaskF_DATA	AS3527_CF_IDE_BASE	0x1F0	
IdeTaskF_ERR_FEAT	AS3527_CF_IDE_BASE	0x1F1	
IdeTaskF_SECT_CNT	AS3527_CF_IDE_BASE	0x1F2	
IdeTaskF_SECT_NUM	AS3527_CF_IDE_BASE	0x1F3	
IdeTaskF_CYL_LO	AS3527_CF_IDE_BASE	0x1F4	
IdeTaskF_CYL_HI	AS3527_CF_IDE_BASE	0x1F5	
IdeTaskF_DEV_HEAD	AS3527_CF_IDE_BASE	0x1F6	
IdeTaskF_STAT_CMD	AS3527_CF_IDE_BASE	0x1F7	
IdeTaskF_ALT_STAT_DEV_CTRL	AS3527_CF_IDE_BASE	0x3F6	
IdeTaskF_DEV_ADDR	AS3527_CF_IDE_BASE	0x3F7	

6.3.7 USB 2.0 HS OTG interface

The USB 2.0 on-chip interface includes the USB 2.0 On-The-Go Physical Interface and the HS OTG controller.

Figure 10 USB 2.0 Interface



1.1.1.1 HS OTG controller subsystem

The Synopsys HS OTG subsystem is a configurable design. The HS OTG subsystem is fully compliant with the On-The-Go supplement to the USB 2.0 specification, Revision 1.0a. The subsystem supports high speed (480-Mbps) and full-speed transfers. It is designed to interface to the AMBA AHB bus, shielding the application from the complexities of the HS OTG subsystem-native protocols and simplifying the system interface.

The OTG subsystem can be configured using application software as follows:

- OTG dual-role device (DRD)
- OTG device only
- OTG mini host only
- USB High-Speed (HS) device
- USB HS mini host
- USB Full-Speed (FS) device

The HS OTG subsystem has the following interfaces

- the UTMI+, which connect the on-chip PHY to the HS OTG core
- the AHB slave interface, which provides the microcontroller with read and write access to the core's control and status register (CSRs)
- the AHB master interface, which enables the core to act as a master on the AHB to transfer data to and from the core's DMA controller
- the descriptor prefetch buffer RAM interface, which connects to an single-port RAM for DMA descriptor prefetch buffer storage
- the data RAM interface, which connects to and dual-port RAM (FIFO memory) for transaction data storage

General features

- handles all clock synchronisation within the core
- uses a descriptor prefetch buffer for optimal AHB use in host mode
- supports adaptive buffering for dynamic FIFO memory allocation, avoiding gaps in RAM utilisation
- SOFs are supported in high/full speed modes
- includes built-in DMA
- includes hardware transaction scheduling for enhanced performance
- supports memory mapped address space for the CSRs


USB 2.0 supported features

- supports up to 15 configurations in Device mode
 - each configuration supports 15 interfaces
 - each interface handles up to 15 alternate settings
- supports session request protocol (SRP)
- supports session request protocol (SRP)
- supports Host Negotiation Protocol (HNP)
- recovers clock and data from the USB
- supports a generic root hub
- includes auto ping/split completion capabilities
- complies with UTMI+ level 3 interface

Implemented Controller configurations are:

- configured with 4 host channels and 3 bidirectional- plus 1 in-endpoints in device mode
- dynamic alternate configuration selection (for different bandwidths of isochronous endpoints)

Figure 11 USB 2.0 OTG Controller Block Diagram



6.3.7.1 USB 2.0 OTG PHY

- Complete PHY for USB2.0 On-The-Go
- USB 2.0 UTMI+ specification compliant
- Supports high speed (480 Mbit/s), full speed (12 Mbit/s) and low speed (1.5 Mbit/s) data transmission
- Supports OT supplement features: VBUS state detecting SRP request by “data-line pulsing” method
- Low jitter clock from either on-chip PLL (48MHz) or optional additional crystal (12MHz, 24MHz or 48MHz) which is available with the 224 pin package, only
- 16 bit parallel datain/out interface
- Typical current consumption on vdda33c and vdd33t:
 - 12 mA in FS RX mode
 - 30 mA in FS TX mode
 - 30 mA in HS RX mode
 - 40 mA in HS TX mode
 - < 100 uA in suspend mode
- Rext = 3.4kOhm (+/- 1%) must be connected between pads “rxt” and “vssa33c” to set the bias current.

6.3.7.2 USB 2.0 OTG Interface Registers

Table 17 USB Interface Registers

Register Name	Base Address	Offset	Note
USB_IEP0_CTRL	AS3527_USB_BASE	0x00000	Control Register
USB_IEP0_STS	AS3527_USB_BASE	0x00004	Status Register
USB_IEP0_TXFSIZE	AS3527_USB_BASE	0x00008	TxFIFO Size
USB_IEP0_MPS	AS3527_USB_BASE	0x0000c	Maximum Packet Size
USB_IEP0_DESC_PTR	AS3527_USB_BASE	0x00014	Data Descriptor Pointer
USB_IEP0_STS_MASK	AS3527_USB_BASE	0x00018	Status Mask Register
USB_IEP1_CTRL	AS3527_USB_BASE	0x00020	Control Register
USB_IEP1_STS	AS3527_USB_BASE	0x00024	Status Register
USB_IEP1_TXFSIZE	AS3527_USB_BASE	0x00028	TxFIFO Size
USB_IEP1_MPS	AS3527_USB_BASE	0x0002c	Maximum Packet Size
USB_IEP1_DESC_PTR	AS3527_USB_BASE	0x00034	Data Descriptor Pointer
USB_IEP1_STS_MASK	AS3527_USB_BASE	0x00038	Status Mask Register
USB_IEP2_CTRL	AS3527_USB_BASE	0x00040	Control Register
USB_IEP2_STS	AS3527_USB_BASE	0x00044	Status Register
USB_IEP2_TXFSIZE	AS3527_USB_BASE	0x00048	TxFIFO Size
USB_IEP2_MPS	AS3527_USB_BASE	0x0004c	Maximum Packet Size
USB_IEP2_DESC_PTR	AS3527_USB_BASE	0x00054	Data Descriptor Pointer
USB_IEP2_STS_MASK	AS3527_USB_BASE	0x00058	Status Mask Register
USB_IEP3_CTRL	AS3527_USB_BASE	0x00060	Control Register
USB_IEP3_STS	AS3527_USB_BASE	0x00064	Status Register
USB_IEP3_TXFSIZE	AS3527_USB_BASE	0x00068	TxFIFO Size
USB_IEP3_MPS	AS3527_USB_BASE	0x0006c	Maximum Packet Size
USB_IEP3_DESC_PTR	AS3527_USB_BASE	0x00074	Data Descriptor Pointer
USB_IEP3_STS_MASK	AS3527_USB_BASE	0x00078	Status Mask Register
USB_OEP0_CTRL	AS3527_USB_BASE	0x00200	Control
USB_OEP0_STS	AS3527_USB_BASE	0x00204	Status Register
USB_OEP0_RXFR	AS3527_USB_BASE	0x00208	Rx Packet Frame Number Register
USB_OEP0_MPS	AS3527_USB_BASE	0x0020c	RxFIFO Size/Maximum Packet Size
USB_OEP0_SUP_PTR	AS3527_USB_BASE	0x00210	Setup buffer Pointer Register
USB_OEP0_DESC_PTR	AS3527_USB_BASE	0x00214	Data Descriptor Pointer
USB_OEP0_STS_MASK	AS3527_USB_BASE	0x00218	Status Mask Register
USB_OEP1_CTRL	AS3527_USB_BASE	0x00220	Control Register
USB_OEP1_STS	AS3527_USB_BASE	0x00224	Status Register
USB_OEP1_RXFR	AS3527_USB_BASE	0x00228	Rx Packet Frame Number Register

Register Name	Base Address	Offset	Note
USB_OEP1_MPS	AS3527_USB_BASE	0x0022c	RxFIFO Size/Maximum Packet Size
USB_OEP1_SUP_PTR	AS3527_USB_BASE	0x00230	Setup buffer Pointer Register
USB_OEP1_DESC_PTR	AS3527_USB_BASE	0x00234	Data Descriptor Pointer
USB_OEP1_STS_MASK	AS3527_USB_BASE	0x00238	Status Mask Register
USB_OEP2_CTRL	AS3527_USB_BASE	0x00240	Control Register
USB_OEP2_STS	AS3527_USB_BASE	0x00244	Status Register
USB_OEP2_RXFR	AS3527_USB_BASE	0x00248	Rx Packet Frame Number Register
USB_OEP2_MPS	AS3527_USB_BASE	0x0024c	RxFIFO Size/Maximum Packet Size
USB_OEP2_SUP_PTR	AS3527_USB_BASE	0x00250	Setup buffer Pointer Register
USB_OEP2_DESC_PTR	AS3527_USB_BASE	0x00254	Data Descriptor Pointer
USB_OEP2_STS_MASK	AS3527_USB_BASE	0x00258	Status Mask Register
USB_OEP3_CTRL	AS3527_USB_BASE	0x00260	Control Register
USB_OEP3_STS	AS3527_USB_BASE	0x00264	Status Register
USB_OEP3_RXFR	AS3527_USB_BASE	0x00268	Rx Packet Frame Number Register
USB_OEP3_MPS	AS3527_USB_BASE	0x0026c	RxFIFO Size/Maximum Packet Size
USB_OEP3_SUP_PTR	AS3527_USB_BASE	0x00270	Setup buffer Pointer Register
USB_OEP3_DESC_PTR	AS3527_USB_BASE	0x00274	Data Descriptor Pointer
USB_OEP3_STS_MASK	AS3527_USB_BASE	0x00278	Status Mask Register
USB_DEV_CFG	AS3527_USB_BASE	0x00400	Device Configuration Register
USB_DEV_CTRL	AS3527_USB_BASE	0x00404	Device Control Register
USB_DEV_STS	AS3527_USB_BASE	0x00408	Device Status Register
USB_DEV_INTR	AS3527_USB_BASE	0x0040c	Device Interrupt Register
USB_DEV_INTR_MASK	AS3527_USB_BASE	0x00410	Device Interrupt Mask Register
USB_DEV_EP_INTR	AS3527_USB_BASE	0x00414	Device Endpoint Interrupt
USB_DEV_EP_INTR_MASK	AS3527_USB_BASE	0x00418	Device Endpoint Interrupt Mask
USB_PHY_EP0_INFO	AS3527_USB_BASE	0x00504	Information Register
USB_PHY_EP1_INFO	AS3527_USB_BASE	0x00508	Information Register
USB_PHY_EP2_INFO	AS3527_USB_BASE	0x0050c	Information Register
USB_PHY_EP3_INFO	AS3527_USB_BASE	0x00510	Information Register
USB_PHY_EP4_INFO	AS3527_USB_BASE	0x00514	Information Register
USB_PHY_EP5_INFO	AS3527_USB_BASE	0x00518	Information Register
USB_HOST_CH0_SPLT	AS3527_USB_BASE	0x01000	Split Information Register
USB_HOST_CH0_STS	AS3527_USB_BASE	0x01004	Status Register
USB_HOST_CH0_TXFSIZE	AS3527_USB_BASE	0x01008	TxFIFO Register
USB_HOST_CH0_REQ	AS3527_USB_BASE	0x0100c	Request Register
USB_HOST_CH0_PER_INFO	AS3527_USB_BASE	0x01010	Periodic/Split Transaction Information Register
USB_HOST_CH0_DESC_PTR	AS3527_USB_BASE	0x01014	Data Descriptor Pointer
USB_HOST_CH0_STS_MASK	AS3527_USB_BASE	0x01018	Status Mask Register
USB_HOST_CH1_SPLT	AS3527_USB_BASE	0x01020	Split Information Register
USB_HOST_CH1_STS	AS3527_USB_BASE	0x01024	Status Register
USB_HOST_CH1_TXFSIZE	AS3527_USB_BASE	0x01028	TxFIFO Register
USB_HOST_CH1_REQ	AS3527_USB_BASE	0x0102c	Request Register
USB_HOST_CH1_PER_INFO	AS3527_USB_BASE	0x01030	Periodic/Split Transaction Information Register
USB_HOST_CH1_DESC_PTR	AS3527_USB_BASE	0x01034	Data Descriptor Pointer
USB_HOST_CH1_STS_MASK	AS3527_USB_BASE	0x01038	Status Mask Register
USB_HOST_CH2_SPLT	AS3527_USB_BASE	0x01040	Split Information Register
USB_HOST_CH2_STS	AS3527_USB_BASE	0x01044	Status Register
USB_HOST_CH2_TXFSIZE	AS3527_USB_BASE	0x01048	TxFIFO Register
USB_HOST_CH2_REQ	AS3527_USB_BASE	0x0104c	Request Register
USB_HOST_CH2_PER_INFO	AS3527_USB_BASE	0x01050	Periodic/Split Transaction Information

Register Name	Base Address	Offset	Note
			Register
USB_HOST_CH2_DESC_PTR	AS3527_USB_BASE	0x01054	Data Descriptor Pointer
USB_HOST_CH2_STS_MASK	AS3527_USB_BASE	0x01058	Status Mask Register
USB_HOST_CH3_SPLT	AS3527_USB_BASE	0x01060	Split Information Register
USB_HOST_CH3_STS	AS3527_USB_BASE	0x01064	Status Register
USB_HOST_CH3_TXFSIZE	AS3527_USB_BASE	0x01068	TxFIFO Register
USB_HOST_CH3_REQ	AS3527_USB_BASE	0x0106c	Request Register
USB_HOST_CH3_PER_INFO	AS3527_USB_BASE	0x01070	Periodic/Split Transaction Information Register
USB_HOST_CH3_DESC_PTR	AS3527_USB_BASE	0x01074	Data Descriptor Pointer
USB_HOST_CH3_STS_MASK	AS3527_USB_BASE	0x01078	Status Mask Register
USB_HOST_CFG	AS3527_USB_BASE	0x01400	Host Configuration Register
USB_HOST_CTRL	AS3527_USB_BASE	0x01404	Host Control Register
USB_HOST_INTR	AS3527_USB_BASE	0x0140c	Host Interrupt Register
USB_HOST_INTR_MASK	AS3527_USB_BASE	0x01410	Host Interrupt Mask Register
USB_HOST_CH_INTR	AS3527_USB_BASE	0x01414	Host Channel Interrupt Register
USB_HOST_CH_INTR_MASK	AS3527_USB_BASE	0x01418	Host Channel Interrupt Mask Register
USB_HOST_FRAME_INT	AS3527_USB_BASE	0x0141c	Host Frame Interval Register
USB_HOST_FRAME_REM	AS3527_USB_BASE	0x01420	Host Frame Remaining Register
USB_HOST_FRAME_NUM	AS3527_USB_BASE	0x01424	Host Frame Number Register
USB_HOST_PORT0_CTRL_STS	AS3527_USB_BASE	0x01500	Host Port and Status Register
USB_OTG_CSR	AS3527_USB_BASE	0x02000	OTG Control and Status Register
USB_I2C_CSR	AS3527_USB_BASE	0x02004	I2C Access Register
USB_GPIO_CSR	AS3527_USB_BASE	0x02008	General Purpose Input/Output Register
USB_SNPSID_CSR	AS3527_USB_BASE	0x0200c	Synopsys ID Register
USB_USERID_CSR	AS3527_USB_BASE	0x02010	User ID Register
USB_USER_CONF1	AS3527_USB_BASE	0x02014	User Config1 Register
USB_USER_CONF2	AS3527_USB_BASE	0x02018	User Config2 Register
USB_USER_CONF3	AS3527_USB_BASE	0x0201c	User Config3 Register
USB_USER_CONF4	AS3527_USB_BASE	0x02020	User Config4 Register
USB_USER_CONF5	AS3527_USB_BASE	0x02024	User Config5 Register

6.3.8 Memory Stick / Memory Stick Pro Interface


The Sony memory stick interface is an AHB bus slave device. This interface conforms to following standards:

- Memory Stick Standard Format Specifications version 1.4-00
- Memory Stick PRO Format Specifications version 1.00-01

6.3.8.1 Block Diagram

The memory stick interface contains two main blocks, the ICON and the host controller.

Figure 12 SONY® memory stick interface block diagram



1.1.1.2 I-CON

This IP is Memory Stick / Memory Stick PRO Host Controller automatic control IP with a 32-bit CPU interface. This IP automatically controls the series of TPC-based communication with the Memory Stick in place of the CPU, and aims to reduce the burden on the Host CPU.

The contents of communication with the Memory Stick are designated in this IP by micro codes.

Features

- 32-bit CPU interface
- Inside controller specified by microcodes
- Buffer for two-way data transmission loaded (256 byte x 2)
- 32/16 bit access available
- DMA support
- General-purpose data transmit/receive FIFO (12 Bytes)

1.1.1.3 Host Controller

Features

- Memory Stick and Memory Stick PRO support
- FiFo memory (64 bits x 4) for two-way data transmission
- Built-in CRC circuit
- Memory Stick serial clock (Serial: 20 MHz (max.), Parallel: 40 MHz (max.))
- DMA support
- 16/32/64-bit access possible

6.3.8.2 Functional description

Communication with the Memory Stick

The communication protocol with the Memory Stick is started by write from the CPU to the command register. When the protocol finishes, the CPU is notified that the protocol has ended by an interrupt request.

Data transfer request

When the protocol is started and enters the data transfer state, data is requested by issuing a DMA transfer request or an interrupt request to the CPU. Data can also be requested to an external memory.

Memory Stick communication time out

The RDY time out time when the handshake state (read protocol: BS2, write protocol: BS3) is established in communication with the Memory Stick can be designated as the number of Memory Stick transfer clocks. When a time out occurs, the CPU is notified that the protocol has ended due to a time out error by an interrupt request.

CRC off


CRC off can be set as a test mode.

When CRC off is set, CRC is not added to the data transmitted to the Memory Stick.

PAD cells

The connections to the MemoryStick Interface are shared with the General Purpose I/O port-D (GPIO xpd[0:7]).

Figure 13 external memory stick connection



6.4 APB Peripheral Block


6.4.1 Timers

The Dual Input Timers module is an APB slave that provides access to two interrupt-generating, programmable 32-bit free-running decrementing counters (FRCs). The system clock (PCLK) is used to control the programmable registers, and the second clock input is used to drive the counter, enabling the counters to run from a much slower clock than the system clock. This input clock of the counters (TIMCLK) is connected to a clock derived (divided by 16) from the main clock (clk_main) signal. That clock clk_main is always running and is coming from the internal or external oscillator (set by clk_sel pad).

6.4.1.1 Timer modes

- Free-running mode: the counter wraps after zero and continues at the maximum value. This is the default mode.
- Periodic mode: reload of original value after wrapping past zero.
- One-shot mode - interrupt is generated once, counter halts after reaching zero

Figure 14 Timer Block Diagram




Each timer has an identical set of registers shown in table Table 18. The operation of each timer is identical. The timer is loaded by writing to the load register and, if enabled, counts down to zero. When a counter is already running, writing to the load register will cause the counter to immediately restart at the new value. Writing to the background load value has no effect on the current count. The counter continues to decrement to zero, and then recommences from the new load value (if in periodic mode, and one shot mode is not selected).

When zero is reached, an interrupt is generated. The interrupt can be cleared by writing to the clear register. If One Shot Mode is selected, the counter halts on reaching zero. One Shot Mode is deselected, or a new load value is written. Otherwise, after reaching a zero count, if the timer is operating in free-running mode it continues to decrement from its maximum value. If periodic timer mode is selected, the timer reloads the count value from the load register and continues to decrement. In this mode the counter effectively generates a periodic interrupt. The mode is selected by a bit in the timer control register. At any point, the current counter value can be read from the value register. The counter is enabled by a bit in the control register. At reset, the counter is disabled, the interrupt is cleared, and the load register is set to zero. The mode and prescale values are set to free-running, and clock divide of 1 respectively.

The timer clock enable is generated by a prescale unit. The enable is then used by the counter to create a clock with a timing of one of the following.

- The system clock
- The system clock divided by 16, generated by 4 bits of prescale
- The system clock divided by 256, generated by a total of 8 bits of prescale

Figure 15 - timer prescaler



6.4.1.2 Interrupt generation

An interrupt is generated when the full 32-bit counter reaches zero, and is only cleared when the TimerXClear location is written to. A register holds the value until the interrupt is cleared. The most significant carry bit of the counter detects the counter reaching zero.

Interrupts can be masked by writing 0 to the interrupt enable bit in the control register. Both the raw interrupt status (prior to masking) and the final interrupt status (after masking) can be read from status registers.

Timer 1 interrupt output is connected to interrupt input line irq1 (VIC input) and Timer 2 interrupt output is connected to interrupt line irq2.

6.4.1.3 Timer Register Descriptions

Table 18 – Timer 1 and 2 registers

Register Name	Base Address	Offset	Note
Timer1Load	AS3527_TIMER_BASE	0x00	load value for Timer 1
Timer1Value	AS3527_TIMER_BASE	0x04	current value for Timer 1
Timer1Control	AS3527_TIMER_BASE	0x08	Timer 1 control register
Timer1IntClr	AS3527_TIMER_BASE	0x0C	Timer 1 interrupt clear
Timer1RIS	AS3527_TIMER_BASE	0x10	Timer 1 raw interrupt status
Timer1MIS	AS3527_TIMER_BASE	0x14	Timer 1 masked interrupt status
Timer1BGLoad	AS3527_TIMER_BASE	0x18	Timer 1 background load value
Timer2Load	AS3527_TIMER_BASE	0x20	load value for Timer 2
Timer2Value	AS3527_TIMER_BASE	0x24	current value for Timer 2
Timer2Control	AS3527_TIMER_BASE	0x28	Timer 2 control register
Timer2IntClr	AS3527_TIMER_BASE	0x2C	Timer 2 interrupt clear
Timer2RIS	AS3527_TIMER_BASE	0x30	Timer 2 raw interrupt status
Timer2MIS	AS3527_TIMER_BASE	0x34	Timer 2 masked interrupt status
Timer2BGLoad	AS3527_TIMER_BASE	0x38	Timer 2 background load value
Periheral ID register bits 7:0	AS3527_TIMER_BASE	0xFE0	Peripheral ID register bits 7:0
Periheral ID register bits 15:8	AS3527_TIMER_BASE	0xFE4	Peripheral ID register bits 15:8
Periheral ID register bits 23:16	AS3527_TIMER_BASE	0xFE8	Peripheral ID register bits 23:16
Periheral ID register bits 31:24	AS3527_TIMER_BASE	0xFEC	Peripheral ID register bits 31:24
Primecell ID register bits 7:0	AS3527_TIMER_BASE	0xFF0	Primecell ID register bits 7:0
Primecell ID register bits 15:8	AS3527_TIMER_BASE	0xFF4	Primecell ID register bits 15:8
Primecell ID register bits 23:16	AS3527_TIMER_BASE	0xFF8	Primecell ID register bits 23:16
Primecell ID register bits 31:24	AS3527_TIMER_BASE	0xFFC	Primecell ID register bits 31:24

Load register, Timer1Load, Timer2Load

This is a 32-bit register containing the value from which the counter is to decrement. This is the value used to reload the counter when periodic mode is enabled, and the current count reaches zero.

When this register is written to directly, the current count is immediately reset to the new value at the next rising edge of TIMCLK which is enabled by TIMCLKEN.

The value in this register is also overwritten if the TimerXBGLoad register is written to, but the current count is not immediately affected.

If values are written to both the timerXLoad and TimerXBGLoad registers before an enabled rising edge on TIMCLK, the following occurs:

- On the next enabled TIMCLK edge the value written to the TimerXLoad value replaces the current count value
- Following this, each time the counter reaches zero, the current count value is reset to the value written to TimerXBGLoad.

Reading from the TimerXLoad register at any time after the two writes have occurred will retrieve the value written to TimerXBGLoad. That is, the value read from TimerXLoad is always the value which will take effect for periodic mode after the next time the counter reaches zero.

Current value register, Timer1Value, Timer2Value

This register gives the current value of the decrementing counter.

Timer control register

Table 19 Timer control register

Name		Base		Default
Timer1Control, Timer2Control		AS3527_TIMER_BASE		0x20
Offset: 0x08, 0x28		Timer Control Register		
Contains control bits of the PLLA register.				
Bit	Bit Name	Default	Access	Bit Description
7	Timer Enable	0	R/W	Enable bit: 0: timer disabled (default) 1: timer enabled
6	Timer Mode	0	R/W	Mode bit 0: timer is in free-running mode (default) 1: timer is in periodic mode
5	Interrupt Enable	1	R/W	Interrupt enable bit 0: timer interrupt disabled 1: timer interrupt enabled (default)
4	RESERVED			Reserved bit, do not modify, and ignore on read
3:2	TimerPre	00	R/W	Prescale bits: 00: no prescale, clock is divided by 1 (default) 01: 4 stages of prescale, clock is divided by 16 10: 8 stages of prescale, clock is divided by 256 11: undefined, do not use
1	Timer Size	0	R/W	Selects 16/32 bit counter operation 0: 16 bit counter (default) 1: 32 bit counter
0	OneShotCount	0	R/W	Selects one-shot or wrapping counter mode 0: wrapping mode (default) 1: one-shot mode

Interrupt clear register, Timer1IntClr, Timer2IntClr

Any write to this register will clear the interrupt output from the counter

Raw Interrupt status register, Timer1RIS, Timer2RIS

This register indicates the raw interrupt status from the counter. This value is ANDed with the timer interrupt enable bit from the control register to create the masked interrupt, which is passed to the interrupt output pin.

Table 20 raw interrupt status register

Name		Base		Default
Timer1RIS, Timer2RIS		AS3527_TIMER_BASE		
Offset: 0x10, 0x30		Timer raw interrupt status register		
		Contains control bits of the PLLA register.		
Bit	Bit Name	Default	Access	Bit Description
0	Raw Timer Interrupt		R	Raw interrupt status from the counter

Interrupt status register, TIMERXMIS

This register indicates the masked interrupt status from the counter. This value is the logical AND of the raw interrupt status with the timer interrupt enable bit from the control register, and is the same value which is passed to the interrupt output pin.

Table 21 interrupt status register

Name		Base		Default
Timer1MIS, Timer2MIS		AS3527_TIMER_BASE		
Offset: 0x10, 0x30		Timer raw interrupt status register		
		Contains control bits of the PLLA register.		
Bit	Bit Name	Default	Access	Bit Description
0	Raw Timer Interrupt		R	Raw interrupt status from the counter

Background load register, TimerXBGLoad

This is a 32 bit register containing the value from which the counter is to decrement. This is the value used to reload the counter when periodic mode is enabled, and the current count reaches zero.

This register provides an alternative method of accessing the TimerXLoad register. The difference is that writes to TimerXBGLoad will not cause the counter immediately to restart from the new value.


Reading from this register returns the same value returned from TimerXLoad.

6.4.2 Watchdog Unit

The watchdog unit provides a way of recovering from software crashes. The watchdog clock is used to generate a regular interrupt (WDOGINT), depending on a programmed value. The watchdog monitors the interrupt and asserts a reset signal (WDOGRES) if the interrupt remains unserved for the entire programmed period. You can enable or disable the watchdog unit as required.

Clock reference for the watchdog is PCLK divided by 256.

Figure 16 watchdog unit



6.4.2.1 Watchdog register descriptions

Table 22 Watchdog Registers

Register Name	Base Address	Offset	Note
WDT_LOAD	AS3527_WDT_BASE	0x00	load register
WDT_VALUE	AS3527_WDT_BASE	0x04	counter current value
WDT_CONTROL	AS3527_WDT_BASE	0x08	control register
WDT_INTCLR	AS3527_WDT_BASE	0x0C	Interrupt clear register
WDT_RIS	AS3527_WDT_BASE	0x10	Raw interrupt status register
WDT_MIS	AS3527_WDT_BASE	0x14	Masked interrupt status register
WDT_LOCK	AS3527_WDT_BASE	0xC00	Lock register
WDT_PERIPHID0	AS3527_WDT_BASE	0xFE0	Watchdog peripheral ID 0 register
WDT_PERIPHID1	AS3527_WDT_BASE	0xFE4	Watchdog peripheral ID 1 register
WDT_PERIPHID2	AS3527_WDT_BASE	0xFE8	Watchdog peripheral ID 2 register
WDT_PERIPHID3	AS3527_WDT_BASE	0xFEC	Watchdog peripheral ID 3 register
WDT_PCELLID0	AS3527_WDT_BASE	0xFF0	Watchdog primecell ID 0 register
WDT_PCELLID1	AS3527_WDT_BASE	0xFF4	Watchdog primecell ID 1 register
WDT_PCELLID2	AS3527_WDT_BASE	0xFF8	Watchdog primecell ID 2 register
WDT_PCELLID3	AS3527_WDT_BASE	0xFFC	Watchdog primecell ID 3 register

Watchdog load register, WdogLoad

This is a 32-bit register containing the value from which the counter is to decrement. When this register is written to, the count is immediately restarted from the new value. The minimum valid value for WdogLoad is one.

Watchdog control register, WdogControl

This is a read/write register that enables the software to control the watchdog unit.

Table 23 watchdog control register

Name		Base		Default
WdogControl		AS3527_WDT_BASE		0x04
Offset: 0x08		Watchdog Control Register		
Bit	Bit Name	Default	Access	Bit Description
1	RESEN	0	R/W	Enable Watchdog reset output (WDOGRES). Acts as a mask for the reset output. 0: disable the reset 1: enable the reset
0	INTEN	0	R/W	Enable the interrupt event (WDOGINT). 0: disable the counter and interrupt 1: enable the counter and interrupt

Watchdog clear interrupt register, WdogIntClr

A write of any value to this location clears the watchdog interrupt, and reloads the counter from the value in WdogLoad.

Raw interrupt status register, WdogRIS

This register indicates the raw interrupt status from the counter. This value is ANDed with the interrupt enable bit from the control register to create the masked interrupt, which is passed to the interrupt output pin.

Table 24 watchdog raw interrupt status register

Name		Base		Default
WdogRIS		AS3527_WDT_BASE		
Offset: 0x10		Watchdog interrupt status register		
Bit	Bit Name	Default	Access	Bit Description
0	Watchdog Interrupt		R	Enabled interrupt status from the counter

Interrupt status register, WdogMIS

This register indicates the masked interrupt status from the counter. This value is the logical AND of the raw interrupt status with the INTEN bit from the control register, and is the same value which is passed to the interrupt output pin.

Name		Base		Default
WdogMIS		AS3527_WDT_BASE		
Offset: 0x14		Watchdog raw interrupt status register		
Bit	Bit Name	Default	Access	Bit Description
0	Raw Watchdog Interrupt		R	Raw interrupt status from the counter

Table 25 watchdog interrupt status register

Watchdog lock register, WdogLock

Use of this register allows write-access to all other registers to be disabled. This is to prevent rogue software from disabling the watchdog functionality. Writing a value of 0x1ACCE551 will enable write access to all other registers. Writing any other value will disable write accesses. A read from this register will return only the bottom bit:

- 0 indicates that write access is enabled (not locked)
- 1 indicates that write access is disabled (locked)

Table 26 watchdog lock register

Name		Base		Default
WdogLock		AS3527_WDT_BASE		0x00
Offset: 0xC00		Watchdog raw interrupt status register		
Bit	Bit Name	Default	Access	Bit Description
31:0	Enable register writes		W	Enable write access to all other registers by writing 0x1ACCE551. Disable write access by writing any other value.
0	Register write enable status	0	R	0: write access to all other registers is enabled (default) 1: write access to all other registers is disabled

6.4.3 SSP – Synchronous Serial Port

The SSP is a master or slave interface that enables synchronous serial communication with slave or master peripherals having one of the following:

- a Motorola SPI-compatible interface
- a TI synchronous serial interface
- a National Semiconductor MicroWire interface

In both master and slave configurations the SSP performs

- parallel-to-serial conversion on data written to an internal 16-bit wide, 8-location deep transmit FIFO
- serial-to-parallel conversion on received data, buffering it in a similar 16-bit wide, 8 location-deep receive FIFO

Interrupts are generated to:

- request servicing of the transmit and receive FIFO
- inform the system that a receive FIFO overrun has occurred
- inform the system that data is present in the receive FIFO after an idle period has expired

SSP Features:

- compliant to AMBA Rev 2.0
- master or slave operation
- programmable clock bit rate and prescale
- separate receive and transmit memory buffers each 16 bits wide and 8 bits deep
- programmable data frame size from 4 to 16 bit
- independent masking of receive FIFO, transmit FIFO and receive overrun interrupts
- internal loopback testmode available
- support for DMA
- identification register uniquely identifying the PrimeCell™ itself (support for OS)

SPI features:

- full-duplex, four wire synchronous transfer
- programmable clock polarity and phase

MicroWire features:

- half duplex transfer using 8 bit control message

Texas Instruments SSI features:

- full-duplex, four wire synchronous transfer
- transmit data PIN tristateable when not transmitting

Programmable parameters:

- master or slave mode
- enabling of operation
- frame format
- communication baud rate
- clock phase and polarity
- data width from 4 to 16 bit
- interrupt masking

Figure 17 Serial Synchronous Port Block Diagram




Table 27 SSP Registers

Register Name	Base Address	Offset	Note
SPI_SSPCR0	SSP_BASE	0x00	CR0 control register
SPI_SSPCR1	SSP_BASE	0x04	CR1 control register
SPI_SSPRXD	SSP_BASE	0x08	Read Data Register
SPI_SSPTXD	SSP_BASE	0x08	Write Data register
SPI_SSPSR	SSP_BASE	0x0C	SSP status register
SPI_SSPCPSR	SSP_BASE	0x10	SSP Pre-scaler register
SPI_SSPIMSC	SSP_BASE	0x14	SSP Interrupt Mask and clear register
SPI_SSPIRS	SSP_BASE	0x18	SSP Raw interrupt status register
SPI_SSPMIS	SSP_BASE	0x1C	SSP Masked interrupt status register
SPI_SSPICR	SSP_BASE	0x20	SSP interrupt clear register
SPI_SSPDMACR	SSP_BASE	0x24	SSP DMA control register

6.4.4 GPIO - General purpose input/output ports

The ARM PrimeCell™ PL061 “General Purpose Input/Output” is included in the APB system.

- compliant to AMBA Rev 2.0
- each port has eight individually programmable input/output pins, default to input at reset
- four ports A, B, C, D are included
- programmable interrupt generation capability, from a transition or level condition, on any number of PINs
- hardware control capability of GPIO's for different system configurations.
- bit masking in both read and write operations through address lines

Figure 18 GPIO Block Diagram




Table 28: GPIO Registers

Register Name	Base Address	Offset	Note
GPIO1_DATA	AS3527_GPIO1_BASE	0x000	GPIO data register
GPIO1_DIR	AS3527_GPIO1_BASE	0x400	GPIO data direction register
GPIO1_IS	AS3527_GPIO1_BASE	0x404	GPIO interrupt sense register
GPIO1_IBE	AS3527_GPIO1_BASE	0x408	GPIO interrupt both edges register
GPIO1_IEV	AS3527_GPIO1_BASE	0x40C	GPIO interrupt event register
GPIO1_IE	AS3527_GPIO1_BASE	0x410	GPIO interrupt mask register
GPIO1_RIS	AS3527_GPIO1_BASE	0x414	GPIO raw interrupt status
GPIO1_MIS	AS3527_GPIO1_BASE	0x418	GPIO masked interrupt status
GPIO1_IC	AS3527_GPIO1_BASE	0x41C	GPIO interrupt clear
GPIO1_AFSEL	AS3527_GPIO1_BASE	0x420	GPIO mode control select
GPIO2_DATA	AS3527_GPIO2_BASE	0x000	GPIO data register
GPIO2_DIR	AS3527_GPIO2_BASE	0x400	GPIO data direction register
GPIO2_IS	AS3527_GPIO2_BASE	0x404	GPIO interrupt sense register
GPIO2_IBE	AS3527_GPIO2_BASE	0x408	GPIO interrupt both edges register
GPIO2_IEV	AS3527_GPIO2_BASE	0x40C	GPIO interrupt event register
GPIO2_IE	AS3527_GPIO2_BASE	0x410	GPIO interrupt mask register
GPIO2_RIS	AS3527_GPIO2_BASE	0x414	GPIO raw interrupt status
GPIO2_MIS	AS3527_GPIO2_BASE	0x418	GPIO masked interrupt status
GPIO2_IC	AS3527_GPIO2_BASE	0x41C	GPIO interrupt clear
GPIO2_AFSEL	AS3527_GPIO2_BASE	0x420	GPIO mode control select

Register Name	Base Address	Offset	Note
GPIO3_DATA	AS3527_GPIO3_BASE	0x000	GPIO data register
GPIO3_DIR	AS3527_GPIO3_BASE	0x400	GPIO data direction register
GPIO3_IS	AS3527_GPIO3_BASE	0x404	GPIO interrupt sense register
GPIO3_IBE	AS3527_GPIO3_BASE	0x408	GPIO interrupt both edges register
GPIO3_IEV	AS3527_GPIO3_BASE	0x40C	GPIO interrupt event register
GPIO3_IE	AS3527_GPIO3_BASE	0x410	GPIO interrupt mask register
GPIO3_RIS	AS3527_GPIO3_BASE	0x414	GPIO raw interrupt status
GPIO3_MIS	AS3527_GPIO3_BASE	0x418	GPIO masked interrupt status
GPIO3_IC	AS3527_GPIO3_BASE	0x41C	GPIO interrupt clear
GPIO3_AFSEL	AS3527_GPIO3_BASE	0x420	GPIO mode control select
GPIO4_DATA	AS3527_GPIO4_BASE	0x000	GPIO data register
GPIO4_DIR	AS3527_GPIO4_BASE	0x400	GPIO data direction register
GPIO4_IS	AS3527_GPIO4_BASE	0x404	GPIO interrupt sense register
GPIO4_IBE	AS3527_GPIO4_BASE	0x408	GPIO interrupt both edges register
GPIO4_IEV	AS3527_GPIO4_BASE	0x40C	GPIO interrupt event register
GPIO4_IE	AS3527_GPIO4_BASE	0x410	GPIO interrupt mask register
GPIO4_RIS	AS3527_GPIO4_BASE	0x414	GPIO raw interrupt status
GPIO4_MIS	AS3527_GPIO4_BASE	0x418	GPIO masked interrupt status
GPIO4_IC	AS3527_GPIO4_BASE	0x41C	GPIO interrupt clear
GPIO4_AFSEL	AS3527_GPIO4_BASE	0x420	GPIO mode control select

6.4.5 MCI – SD / MMC Card Interface


Features

- Conformance to Multimedia Card Specification v2.11
- Conformance to Secure Digital Memory Card Physical Layer Specification, v0.96
- uses multimedia card bus or SD card bus.

The PrimeCell™ MCI provides an interface between the APB system bus and multimedia and/or secure digital memory cards. It consists of two parts:


- The PrimeCell™ MCI adapter block includes the clock generation unit, the power management control, command and data transfer
- the APB interface provides access to the MCI adapter registers, and generates interrupt and DMA request signals.

Figure 19 Multimedia Card Interface Block Diagram



The connections to the Multimedia Card Interface are shared with the General Purpose I/O port-D (GPIO xpd[0:7]). Following diagram shows the external circuit elements for connection to a SD card adapter. Note that a feedback clock must be routed back to xpd[6]/mci_fbclk.

Figure 20 Connecting SD / MC to GPIO-D



6.4.6 I2cAudMas - I2C audio master interface

This is the control interface between the digital and the audio-part. The corresponding signal lines are connected inside of the MCM on the BGA substrate. For test purposes of the audio chip only, the signals are available at dedicated balls.

- The key features of this interface block are:
- serial 2-wire I2C bus master
- supports standard (100 kbps) and fast speed (400kbps)
- 7-bit addressing
- sub-addressing
- programmable clock divider
- programmable transfer count
- soft reset bit
- interrupt generation (on RX Full, TX Empty, RX Overrun, no acknowledge received)
- status register
- test register

Figure 21 I2C Audio Master Interface Block Diagram




Table 29 I2C Audio Master Registers

Register Name	Base Address	Offset	Note
I2C2_DATA	AS3527_I2C_AUDIO_BASE	0x00	transmit/receive FIFO data register
I2C2_SLAD0	AS3527_I2C_AUDIO_BASE	0x04	slave ID register
I2C2_CNTRL	AS3527_I2C_AUDIO_BASE	0x0C	control register
I2C2_DACNT	AS3527_I2C_AUDIO_BASE	0x10	master data count register
I2C2_CPSR0	AS3527_I2C_AUDIO_BASE	0x1C	clock prescale register 0
I2C2_CPSR1	AS3527_I2C_AUDIO_BASE	0x20	clock prescale register 1
I2C2_IMR	AS3527_I2C_AUDIO_BASE	0x24	interrupt mask register
I2C2_RIS	AS3527_I2C_AUDIO_BASE	0x28	raw interrupt status register
I2C2_MIS	AS3527_I2C_AUDIO_BASE	0x2C	masked interrupt status register
I2C2_SR	AS3527_I2C_AUDIO_BASE	0x30	I2C status register
I2C2_INT_CLR	AS3527_I2C_AUDIO_BASE	0x40	interrupt clear register
I2C2_SADDR	AS3527_I2C_AUDIO_BASE	0x44	sub-address register
I2C2_TESTIN	AS3527_I2C_AUDIO_BASE	0x50	test register (monitors state of SCL and SDA)
I2C2_TESTOUT1	AS3527_I2C_AUDIO_BASE	0x54	test mode register for driving output interrupt
I2C2_TESTOUT2	AS3527_I2C_AUDIO_BASE	0x58	test mode register for driving SCLout, SCLOEn, SDAOUT and SDAOEN signals

6.4.7 I2CMSI - I2C master/slave interface

This is a general control interface for chip-to-chip communication. The corresponding IOs are either used by the general purpose port C (xpc[6:7]) or by this I2C interface.

The features of this interface block are:

- serial 2-wire I2C bus master
- supports standard (100 kbps) and fast speed (400kbps)
- supports multi-master system architecture
- programmable clock divider
- programmable transfer count
- programmable slave wait enable (for slave mode of operation, insertion of wait on the bus)
- soft reset bit
- interrupt generation (on RX Full, TX Empty, RX Overrun, no acknowledge received)
- status register
- test register

Figure 22: I2C Interface




Table 30 I2C Interface Registers

Register Name	Base Address	Offset	Note
I2C1_DATA	AS3527_I2C_MS_BASE	0x00	transmit/receive FIFO data register
I2C1_SLAD0	AS3527_I2C_MS_BASE	0x04	slave ID register 0
I2C1_SLAD1	AS3527_I2C_MS_BASE	0x08	slave ID register 1
I2C1_CNTRL	AS3527_I2C_MS_BASE	0x0C	control register
I2C1_DACNT	AS3527_I2C_MS_BASE	0x10	master data count register
I2C1_SEAD0	AS3527_I2C_MS_BASE	0x14	self ID of slave 0
I2C1_SEAD1	AS3527_I2C_MS_BASE	0x18	self ID of slave 1
I2C1_CPSR0	AS3527_I2C_MS_BASE	0x1C	clock prescale register 0
I2C1_CPSR1	AS3527_I2C_MS_BASE	0x20	clock prescale register 1
I2C1_IMR	AS3527_I2C_MS_BASE	0x24	interrupt mask register
I2C1_RIS	AS3527_I2C_MS_BASE	0x28	raw interrupt status register
I2C1_MIS	AS3527_I2C_MS_BASE	0x2C	masked interrupt status register
I2C1_SR	AS3527_I2C_MS_BASE	0x30	I2C status register
I2C1_TXCNT	AS3527_I2C_MS_BASE	0x34	transmit Fifo data count register
I2C1_RXCNT	AS3527_I2C_MS_BASE	0x38	receive Fifo data count register
I2C1_TX_FLUSH	AS3527_I2C_MS_BASE	0x3C	TX Fifo flush register
I2C1_INT_CLR	AS3527_I2C_MS_BASE	0x40	interrupt clear register
I2C1_TESTIN	AS3527_I2C_MS_BASE	0x50	test register (monitors state of SCL and SDA)
I2C1_TESTOUT1	AS3527_I2C_MS_BASE	0x54	test mode register for driving output interrupt
I2C1_TESTOUT2	AS3527_I2C_MS_BASE	0x58	test mode register for driving SCLout, SCLOEn, SDAOUT and SDAOEN signals

6.4.8 I2SIN - I2S input interface

The I2S input interface module (called I2SINIF module hereafter) is used to connect an external audio source to the processor system. The communication is based on the standardized I2S interface. The interface module connects to the processor system using the AMBA APB bus.

All the input left & right channel data are mapped to either 14 or 24 bit format, selectable within the control register. If the data word length is less than 24 bit, the unused lower bits are set to zero. To reduce the interrupt frequency for the processor, a FIFO buffer is provided. The buffer can hold up to 32 words of 48 bit length (left plus right channel). Generation of interrupt request signal with several maskable interrupt sources (Pop Full, Pop Empty, Pop Error, Push Error, ...etc)


The I2SINIF provides the following features:

- two independent clock domains: AMBA APB clock PCLK, I2S input clock i2si_sclk
- FIFO (32 words/48 bit) separating clock domains
- support of several oversampling rates: 128x, 256x, 512x
- interrupt support for FIFO data read
- DMA support for FIFO data transfer

The I2SINIF provides five different modes:

- input from on-chip audio ADC
- input from external audio ADC in master mode (SCLK, LRCK generated by external ADC)
- input from external audio ADC in slave mode (SCLK, LRCK, MCLK generated internally and fed to external ADC)
- input from SPDIF (SPDIF to I2S converter)
- feedback mode with input from I2S output interface: used for test purposes

Figure 23 I2S Input Interface



6.4.8.1 I2S Input Register Mapping

I2S Input Interface Registers

Table 31 I2S Input Interface Registers

Register Name	Base Address	Offset	Note
I2SIN_CONTROL	AS3527_I2SIN_BASE	0x0000	Control register
I2SIN_MASK	AS3527_I2SIN_BASE	0x0004	Interrupt mask register
I2SIN_RAW_STATUS	AS3527_I2SIN_BASE	0x0008	Raw status register
I2SIN_STATUS	AS3527_I2SIN_BASE	0x000C	Status register
I2SIN_CLEAR	AS3527_I2SIN_BASE	0x0010	Interrupt clear register
I2SIN_DATA	AS3527_I2SIN_BASE	0x0014	Audio data register
I2SIN_SPDIF_STATUS	AS3527_I2SIN_BASE	0x0018	SPDIF status signals register

Table 32 I2S Input Control Register

Name		Base		Default
I2SIN_CONTROL		AS3527_I2SIN_BASE		0x04
Offset: 0x0000		Control register		
12 bit wide read/write register containing the control bits of the I2SINIF.				
Bit	Bit Name	Default	Access	Bit Description
11	DMA_req_en	0	R/W	DMA request enable 0: disable 1: enable
10	mclk_invert	0	R/W	Invert MCLK 0: disable (SCLK changes at MCLK's falling edge) 1: enable (SCLK changes at MCLK's rising edge)
9,8	i2s_clk_source	00	R/W	Define the source of SCLK and LRCK for I2SINIF 00: SCLK and LRCK from I2SOUTIF (used if AFE sends data) 01: SCLK and LRCK from external ADC device (outside AS3527) 10: SCLK and LRCK from SPDIF converter 11: SCLK and LRCK from I2SINIF's clock controller
7,6	sdata_source	00	R/W	Define the source of SDATA for I2SINIF 00: SDATA from AFE 01: SDATA from external ADC device (outside AS3527) 10: SDATA from SPDIF converter 11: loopback SDATA from I2SOUTIF (test purpose)
5	14bit_mode	0	R/W	0: ADC data from FIFO transferred in two 32-bit words to I2SIN_DATA (first left and then right data as indicated by the stereo24_status bit) 1: ADC data from FIFO transferred in one 32-bit word to I2SIN_DATA
4	sclk_idle	0	R/W	Enable/disable SCLK for I2SINIF 0: SCLK enabled 1: SCLK disabled
3	SDATA_valid	0	R/W	0: SDATA ignored at first SCLK edge (I2S standard) 1: valid SDATA at first SCLK edge
2	sclk_edge	1	R/W	0: data valid at negative edge of SCLK 1: data valid at positive edge of SCLK
1,0	osr	00	R/W	Oversampling rate (needed for generating sclk and lrck) 00: 128x 01: 256x 10: 512x 11: 128x

The following table shows the valid combinations for sdata_source (bit 7 and 6) and i2s_clk_source (bit 9 and 8) of the I2SIN_CONTROL register.

sdata_source	i2s_clk_source	Description
00	00	default mode (AFE with AS3527)
01	00	external data, external clock
01	11	external data, internal clock
10	10	data and clock from SPDIF converter
11	00	loopback, internal data and clock

Table 33 I2S Input mask register

Name		Base		Default
I2SIN_MASK		AS3527_I2SIN_BASE		0x00
Offset: 0x0004		Interrupt mask register		
		The interrupt mask register determines which status flags generate an interrupt by setting the corresponding bit to 1.		
Bit	Bit Name	Default	Access	Bit Description
7	reserved	0	R/W	stereo24_status cannot assert interrupt request
6	I2SIN_MASK_PUER	0	R/W	1 enables the FIFO PUSH error interrupt
5	I2SIN_MASK_POE	0	R/W	1 enables the FIFO POP is empty interrupt
4	I2SIN_MASK_POAE	0	R/W	1 enables the FIFO POP is almost empty interrupt
3	I2SIN_MASK_POHF	0	R/W	1 enables the FIFO POP is half full interrupt
2	I2SIN_MASK_POAF	0	R/W	1 enables the FIFO POP is almost full interrupt
1	I2SIN_MASK_POF	0	R/W	1 enables the FIFO POP is full interrupt
0	I2SIN_MASK_POER	0	R/W	1 enables the FIFO POP error interrupt

Table 34 I2S Input raw status register

Name		Base		Default
I2SIN_RAW_STATUS		AS3527_I2SIN_BASE		0x00
Offset: 0x0008		Raw status register		
		The read-only raw status register contains the actual bit values as reflected by the FIFO controller status signals. I2SIN_PUER and I2SIN_POER are static bits, since FIFO controller gives the PUSH/POP error bit only for one clock. This means that these two bits remain asserted until they are cleared in the I2SIN_CLEAR register. All other bits change state depending on the underlying logic, i.e. state of FIFO controller.		
Bit	Bit Name	Default	Access	Bit Description
7	stereo24_status	0	R	Status of write interface for 24 bit stereo mode 0: left audio sample will be transferred next 1: right audio sample will be transferred next
6	I2SIN_PUER	0	R	1 if FIFO PUSH error
5	I2SIN_POE	0	R	1 if FIFO POP is empty
4	I2SIN_POAE	0	R	1 if FIFO POP is almost empty
3	I2SIN_POHF	0	R	1 if FIFO POP is half full
2	I2SIN_POAF	0	R	1 if FIFO POP is almost full
1	I2SIN_POF	0	R	1 if FIFO POP is full
0	I2SIN_POER	0	R	1 if FIFO POP error

Table 35 I2S input status register

Name		Base		Default
I2SIN_STATUS		AS3527_I2SIN_BASE		0x00
Offset: 0x000C		Status register		
		The status register is a read-only register. A read to this register returns the value of the raw status bits AND'ed with the corresponding mask of enable bits set in the mask register.		
Bit	Bit Name	Default	Access	Bit Description
7	stereo24_status	0	R	Status of write interface for 24 bit stereo mode 0: left audio sample will be transferred next 1: right audio sample will be transferred next
6	I2SIN_PUER	0	R	1 if FIFO PUSH error
5	I2SIN_POE	0	R	1 if FIFO POP is empty
4	I2SIN_POAE	0	R	1 if FIFO POP is almost empty
3	I2SIN_POHF	0	R	1 if FIFO POP is half full
2	I2SIN_POAF	0	R	1 if FIFO POP is almost full
1	I2SIN_POF	0	R	1 if FIFO POP is full
0	I2SIN_POER	0	R	1 if FIFO POP error

Table 36 I2S Input interrupt clear register

Name		Base		Default
I2SIN_CLEAR		AS3527_I2SIN_BASE		0x00
Offset: 0x0010		Interrupt clear register		
		The interrupt clear register is a write-only register. The corresponding static status bit can be cleared by writing a 1 to the corresponding bit in the clear register. All other interrupt flags are level interrupts depending on the status of the FIFO. The bits are de-asserted depending on the FIFO controller.		
Bit	Bit Name	Default	Access	Bit Description
7	reserved		W	
6	I2SIN_clear_puer		W	Clear PUSH error interrupt flag
5:1	reserved		W	
0	I2SIN_clear_poer		W	Clear POP error interrupt flag

I2SIN_DATA

The I2SINIF provides a single 32 bit wide data register. The register is used to read the audio samples from FIFO. If 14 bit mode is selected, both the left and right data are made available in the same register. Otherwise in the 24 bit mode the left and right data are provided through the same register alternatively. The stereo24_status bit in the I2SIN_STATUS register provides information which channel's data will be provided next. The 14bit_mode bit in the I2SIN_CONTROL register defines how the values are read from the FIFO.


6.4.8.2 I2S Input Signals

The following specifications signals are given:

- Data are valid at rising/falling edge of SCLK (depending on I2SI_CONTROL's setting).
- The left and right channels are indicated by the LRCK signal.


The timing diagram of the standard I2S interface signals from the ADC is shown below (Figure 27).

Figure 24 - I2S standard timing diagram



While the I2S standard states that the LRCK line changes one clock cycle before the MSB is transmitted. If the ADC sends the MSB directly after LRCK line changes, the *SDATA_valid* bit in the I2SI_CONTROL register must be set.

Figure 25 - I2S standard timing diagram with SDATA valid directly after LRC changes



Assumption: The LRCK toggles every 32 clocks of SCLK.

6.4.8.3 Power Modes

The I2SINIF contains two clock domains. The PCLK domain can be turned off in the clock controller. The SCLK clock domain can be turned off locally using the SCLK_idle bit in the I2SIN_CONTROL register. Note that the SCLK's clock gating signal has to be synchronized with the SCLK clock in order to guarantee correct operation.

If PCLK is turned off, no interrupt must be triggered by the I2SINIF module.

The I2SI_MCLK clock can be turned on/off in the clock generation unit.

6.4.8.4 Loopback Feature

On the AS3527 are two I2S interfaces:

- I2SOUTIF is responsible to send values to the DAC of the audio chip via I2SO_SDATA
- I2SINIF is responsible to receive audio values from ADC of the audio chip via I2SI_SDATA

In the AS3527 both SDATA signals are provided as loopback signals (I2SO_FSDATA, I2SI_FSDATA):

- I2SO_SDATA to I2SINIF: This loopback is mainly for testing the transmit and receive paths of both I2S interfaces. The loopback signal is called I2SO_FSDATA.
- I2SI_SDATA to I2SOUTIF: This loopback feature allows the application to echo the input audio samples directly to a loudspeaker. The signal provided by the I2SINIF is called I2SI_FSDATA.

In normal mode the I2SINIF pushes audio values into the FIFO based on the I2SI_SDATA signal. If the loopback feature is enabled, the *sdata_source* bit in the control register must be set to 3. The FIFO content is filled with audio values send by the I2SOUTIF (signal I2SO_FSDATA).

NOTE: This feature will only be available if SCLK is the same for I2S input and output interface. For implementation the I2SO_FSDATA signal is simply routed through a multiplexer to the I2SI_SDATA interface.

6.4.8.5 DMA Interface

The I2SINIF supports DMA transfers. The DMA controller supports incrementing and non-incrementing (single address) addressing for source and destination. For I2SINIF the single-address mode is used. The address of the I2SI_DATA register is used as DMA source address.

6.4.8.6 The 24 bit Stereo DMA Mode

In 24 bit stereo mode, right and left audio samples must be read separately from the FIFO. In single-address DMA-mode both data must be read from the same address. The I2SINIF is responsible to split up the 48 bit FIFO entries into two 24 bit samples. The 24 bit value can then be transferred via the 32 bit wide AMBA bus.

The I2SINIF provides the data in a specific order: first the left value is sent, and afterwards the right value is provided. Then a left value follows, and so on. In the destination memory the words are stored incrementally as shown below.

Address	Value
addr 0	LDATA 0
addr 1	RDATA 0
addr 2	LDATA 1
addr 3	RDATA 1
...	...
addr n*2	LDATA n
addr n*2+1	RDATA n

6.4.9 SPDIF interface

As part of the I2SIN module also a SPDIF receiver interface is included. This SPDIF interface works as converter from SPDIF-AES/EBU to I2S.

The SPDIF-AES/EBU standard is a serial audio interface that conveys 2 time-multiplexed audio channels, the left and right channels, as is the case in audio stereo transmission. The two channels are encoded in a 64-bit frame. Each individual channel is encoded in a sub-frame that consists of a 4-bit preamble, followed by 24 bits of audio data and 4 control bits, in a total of 32 bits per sub-frame. The SPDIF-AES/EBU standard provides for LSB first, up to 24-bit audio samples. Samples of 20 bits or less may be used, in which case the 4 least significant bits may be used for a 12-bit monitoring channel, transmitted at 1/3 of the sample rate. Please refer to the SPDIF-AES/EBU, AES3 or IEC958 standard documentation for more information.

Features

- Feed-forward operation: extracts audio data from the SPDIF-AES/EBU input signal by sampling it with a fast clock signal which not necessarily related to the sample rate frequency
- Purely digital receiver solution, without need of an input PLL for synchronisation.
- The audio samples are output serially in I2S format.
- PLL interface to filter out the jitter and generate a jitter-free I2S output.
- Recognizes all common audio and video related sample frequencies and outputs a nibble code for each.

6.4.9.1 SPDIF register description

Table 37 SPDIF status register

Name		Base		Default
I2SIN_SPDIF_STATUS		AS3527_I2SIN_BASE		0x00
Offset: 0x0018		SPDIF status signals register		
		This read-only register contains status information of the SPDIF interface. The <code>spdif_sample_freq</code> and <code>spdif_sync</code> status bits are directly derived from the SPDIF converter. In order to provide valid status bits, these signals must be synchronized with <code>pclk</code> , i.e. <code>clk_i2sin</code> .		
Bit	Bit Name	Default	Access	Bit Description
4:1	<code>spdif_sample_freq</code>		R	Incoming sample frequency
0	<code>spdif_sync</code>		R	Recognition of sub-frame preamble 0: first sub-frame preamble not recognized 1: successful recognition of the first sub-frame preamble

The following table shows the input sample rate in KHz according to the `sample_freq_code` (bit 5 to 1) in the I2SIN_SPDIF register.

sample_freq_code	Input Sample Rate (KHz)
0001	22.050
0010	24.000
0011	32.000
0100	44.100
0101	48.000
0110	64.000
0111	88.200
1000	96.000
1001	176.400
1010	192.000

6.4.10 I2SOUT - I2S output interface

The I2S output interface module (called I2SOUTIF module hereafter) is used to connect the processor system to an audio DAC. The communication is based on the standardized I2S interface. The audio samples are transferred from the processor to the I2SOUTIF module using the AMBA APB bus. A FIFO for 128 dual-channel audio samples is provided as a data buffer. Furthermore, the module provides a set of data, control and status registers.


The I2SOUTIF provides the following features:

- two independent clock domains: AMBA APB clock PCLK, I2S output clock i2so_mclk
- FIFO (128 words with 36 bit) separating clock domains
- support of 16 and 18 bit audio samples
- clock generator for I2S clocks (LCLK, I2SO_SCLK)
- support of several oversampling rates: 128x, 256x, 512x
- interrupt support for FIFO data write
- DMA support for FIFO data transfer

For data output, following modes are implemented:

- two 18 bit audio samples, one for each channel (R,L). The values are written to I2SO_DATA.
- two 16 bit audio samples, one for each channel (R,L). Both values are written to the 32-bit wide I2SO_DATA register at the same time. This mode is highly efficient for 32-bit processor architectures.
- one 18 bit mono audio sample; the sample is used for both channels (R and L). The value is written to the I2SO_DATA.
- one 16 bit mono audio sample; the sample is used for both channels (R and L). The value is written to the I2SO_DATA.

Figure 26 I2SO Block Diagram



6.4.10.1 I2S Output Interface Registers

Table 38 I2S Output Interface Registers

Register Name	Base Address	Offset	Note
I2SOUT_CONTROL	AS3527_I2SOUT_BASE	0x0000	Control register
I2SOUT_MASK	AS3527_I2SOUT_BASE	0x0004	Interrupt mask register
I2SOUT_RAW_STATUS	AS3527_I2SOUT_BASE	0x0008	Raw status register
I2SOUT_STATUS	AS3527_I2SOUT_BASE	0x000C	Status register
I2SOUT_CLEAR	AS3527_I2SOUT_BASE	0x0010	Interrupt clear register
I2SOUT_DATA	AS3527_I2SOUT_BASE	0x0014	Audio data register

Table 39 I2SOUT control register

Name		Base		Default
I2SOUT_CONTROL		AS3527_I2SOUT_BASE		0x0C
Offset: 0x0000		Control register		
		7 bit wide read/write register containing the control bits of the I2SOUTIF.		
Bit	Bit Name	Default	Access	Bit Description
6	DMA_req_en	0	R/W	DMA request enable 0: disable 1: enable
5	sdata_lb	0	R/W	I2SDATA loopback from I2SINIF 0: I2SOUT_SDATA source is I2SOUTIF's FIFO 1: I2SOUT_SDATA source is loopback value from I2SINIF (signal I2SIN_FDATA)
4	mclk_invert	0	R/W	Invert MCLK 0: disable (SCLK changes at MCLK's falling edge) 1: enable (SCLK changes at MCLK's rising edge)
3	stereo_mode	1	R/W	Audio samples provided by processor 0: mono 1: stereo
2	18bit_mode	1	R/W	Bit width of audio samples provided by processor 0: 16 bit 1: 18 bit
1,0	osr	00	R/W	Oversampling rate 00: 128x 01: 256x 10: 512x 11: 128x

CAUTION: The control bit `sdata_lb` can only be set, if the `I2SIN_FSDATA` is synchronous to `I2SOUT_SCLK`. This is the case if AFE is used together with the AS3527 (in this case the `I2SINIF` uses also `I2SOUT_CLK`).

Table 40 I2S Output mask register

Name		Base		Default
I2SOUT_MASK		AS3527_I2SOUT_BASE		0x00
Offset: 0x0004		Interrupt mask register		
		The interrupt mask register determines which status flags generate an interrupt by setting the corresponding bit to 1.		
Bit	Bit Name	Default	Access	Bit Description
7	reserved	0	R/W	stereo18_status cannot assert interrupt request
6	I2SOUT_MASK_POER	0	R/W	1 enables the FIFO POP error interrupt
5	I2SOUT_MASK_PUE	0	R/W	1 enables the FIFO PUSH is empty interrupt
4	I2SOUT_MASK_PUAE	0	R/W	1 enables the FIFO PUSH is almost empty interrupt
3	I2SOUT_MASK_PUHF	0	R/W	1 enables the FIFO PUSH is half full interrupt
2	I2SOUT_MASK_PUAF	0	R/W	1 enables the FIFO PUSH is almost full interrupt
1	I2SOUT_MASK_PUF	0	R/W	1 enables the FIFO PUSH is full interrupt
0	I2SOUT_MASK_PUER	0	R/W	1 enables the FIFO PUSH error interrupt

Table 41 I2S output raw status register

Name		Base		Default
I2SOUT_RAW_STATUS		AS3527_I2SOUT_BASE		0x00
Offset: 0x0008		Raw status register		
		The read-only raw status register contains the actual bit values as reflected by the FIFO controller status signals. I2SOUT_POER and I2SOUT_PUER are static bits, since FIFO controller gives the PUSH/POP error bit only for one clock. This means that these two bits remain asserted until they are cleared in the I2SOUT_CLEAR register. All other bits change state depending on the underlying logic, i.e. state of FIFO controller.		
Bit	Bit Name	Default	Access	Bit Description
7	stereo18_status	0	R	Status of write interface for 18 bit stereo mode 0: left audio sample is expected next 1: right audio sample is expected next
6	I2SOUT_POER	0	R	1 if FIFO POP error
5	I2SOUT_PUE	0	R	1 if FIFO PUSH is empty
4	I2SOUT_PUAE	0	R	1 if FIFO PUSH is almost empty
3	I2SOUT_PUHF	0	R	1 if FIFO PUSH is half full
2	I2SOUT_PUAF	0	R	1 if FIFO PUSH is almost full
1	I2SOUT_PUF	0	R	1 if FIFO PUSH is full
0	I2SOUT_PUER	0	R	1 if FIFO PUSH error

Table 42 I2S output status register

Name		Base		Default
I2SOUT_STATUS		AS3527_I2SOUT_BASE		0x00
Offset: 0x000C		Status register		
		The status register is a read-only register. A read to this register returns the value of the raw status bits AND'ed with the corresponding mask of enable bits set in the mask register.		
Bit	Bit Name	Default	Access	Bit Description
7	stereo18_status	0	R	Status of write interface for 18 bit stereo mode 0: left audio sample is expected next 1: right audio sample is expected next
6	I2SOUT_POER	0	R	1 if FIFO POP error
5	I2SOUT_PUE	0	R	1 if FIFO PUSH is empty
4	I2SOUT_PUAE	0	R	1 if FIFO PUSH is almost empty
3	I2SOUT_PUHF	0	R	1 if FIFO PUSH is half full
2	I2SOUT_PUAF	0	R	1 if FIFO PUSH is almost full
1	I2SOUT_PUF	0	R	1 if FIFO PUSH is full
0	I2SOUT_PUER	0	R	1 if FIFO PUSH error

Table 43 I2S output interrupt clear register

Name		Base		Default
I2SOUT_CLEAR		AS3527_I2SOUT_BASE		0x00
Offset: 0x0010		Interrupt clear register		
		The interrupt clear register is a write-only register. The corresponding static status bit can be cleared by writing a 1 to the corresponding bit in the clear register. All other interrupt flags are level interrupts depending on the status of the FIFO. The bits are de-asserted depending on the FIFO controller.		
Bit	Bit Name	Default	Access	Bit Description
7	reserved		W	
6	I2SOUT_clear_poer		W	Clear POP error interrupt flag
5:1	reserved		W	
0	I2SOUT_clear_puer		W	Clear PUSH error interrupt flag

6.4.10.2 I2SOUT_DATA

The I2SOUTIF provides two 32 bit wide data registers. The registers are used to store the audio samples before they are written to the FIFO. The registers can be used in different modes depending on the setting of the I2SOUT_CONTROL register.

Basically, there are four ways to fill the FIFO.

The processor can provide

- two 18 bit audio samples, one for each channel (R,L). The values are written to I2SOUT_DATA.
- two 16 bit audio samples, one for each channel (R,L). Both values are written to the 32-bit wide I2SOUT_DATA register at the same time. This mode is highly efficient for 32-bit processor architectures.
- one 18 bit mono audio sample; the sample is used for both channels (R and L). The value is written to the I2SOUT_DATA.
- one 16 bit mono audio sample; the sample is used for both channels (R and L). The value is written to the I2SOUT_DATA.

In 18 bit stereo mode the data in I2SOUT_DATA is interpreted either as left or right audio value. The stereo18_status bit in the I2SOUT_STATUS register provides the information which channel's audio sample is expected next.

6.4.10.3 The I2S Output Signals

The following specifications signals are given:

- Data are valid at the rising edge of I2SO_SCLK.
- The MSB is left justified to the I2S frame identification (I2SO_LRCK). According to standard I2S definition, a delay of one clock cycle between transition of I2SO_LRCK and the data MSB is used.

The timing diagram of the I2S interface signals for 18bit and 16bit DAC is shown below.





Figure 27 - I2S output timing diagram

For the relationship of the clocks following constraints must be met:

- LRCK must change with the falling edge of MCLK while MCLK is low (constrained should be set to 40 % of the MCLK period, see figure below).
- SDATA must change at the falling edge of SCLK. It will be read with the rising edge of SCLK.

Figure 28 Clock constraints



6.4.10.4 Power Modes

The I2SOUTIF contains two clock domains. Each clock domain can be turned off separately. The I2SO_MCLK must be turned off in the global clock controller register. This is necessary, as the audio chip requires I2SO_MCLK and I2SO_SCLK not only for I2S output, but also I2S input (see I2SINIF).

PCLK Idle Mode

If the PCLK is turned off (by the clock controller) the I2SOUT_STATUS register can hold invalid data. However, no interrupt should be triggered if the I2SOUTIF is in idle mode.

I2SO_MCLK Idle Mode

If I2SO_MCLK is disabled (by the clock controller) no audio samples are read from the FIFO. The output signals remain unchanged until the I2SO_MCLK is enabled again.

6.4.10.5 Loopback Feature

On the AS3527 are two I2S interfaces:

- I2SOUTIF is responsible to send values to the DAC of the audio chip via I2SO_SDATA
- I2SINIF is responsible to receive audio values from ADC of the audio chip via I2SI_SDATA

In the AS3527 both SDATA signals are provided as loopback signals (I2SO_FSDATA, I2SI_FSDATA):

- I2SO_SDATA to I2SINIF: This loopback is mainly for testing the transmission and reception paths of both I2S interfaces. The loopback signal is called I2SO_FSDATA.
- I2SI_SDATA to I2SOUTIF: This loopback feature allows the application to echo the input audio samples directly to a loudspeaker. The signal provided by the I2SINIF is called I2SI_FSDATA.

In normal mode the I2SOUTIF generates the I2SO_SDATA signal based on the contents of the FIFO. If the loop back feature is enabled, the SDATA_LB bit in the I2SOUT_CONTROL register must be set.

NOTE: This feature will only be available if SCLK is the same for I2S input and output interface. For implementation the I2SI_FSDATA signal is simply routed through a multiplexer to the I2SO_SDATA interface.

6.4.10.6 DMA Interface

The I2SOUTIF supports DMA transfers. The DMA controller supports incrementing and non-incrementing (single address) addressing for source and destination. For I2SOUTIF the single-address mode is used. The address of the I2SOUT_DATA register is used as DMA destination address.

Stereo 18 bit DMA Mode

In 18 bit stereo mode, right and left audio samples must be transferred separately to the FIFO. In single-address DMA-mode both data must be written to the same address. The I2SOUTIF is responsible to put the two 18 bit samples together to a 36 bit word. This word is written into the 36 bit wide FIFO.

The I2SOUTIF requires a specific ordering of the samples written to the I2SOUT_DATA register: first the left value must be written, and afterwards the DMA controller must write the right value. Then a left value can follow, a.s.o. The status bit *stereo18_status* shows which audio sample is expected.

In order to set up a correct DMA transfer the values must be placed in the source memory as follows:

Address	Value
addr 0	LDATA 0
addr 1	RDATA 0
addr 2	LDATA 1
addr 3	RDATA 1
...	...
addr n*2	LDATA n
addr n*2+1	RDATA n

6.4.11 NAND Flash Interface

The NAND FLASH interface module enables control of NAND flash devices. The design follows the hardware reference implementation described in SMIL (SmartMedia™ Interface Library), Hardware Edition 1.00, TOSHIBA Corporation, but has extensions to support the latest generation of NAND flash devices.

Programming and Reading can be done either by direct access to/from data register (normal mode) or by using a FIFO (burst mode). NAF supports 8-bit and 16-bit transfers.

Features

- interface compliant to AMBA APB bus
- generation of interrupt request signal with several maskable interrupt sources (ready, empty, almost_empty...)
- hardware error detection (2 detect, 1 correct per 256 bytes block) for up to 8 *256 bytes (up to 24 ECC bytes)
- 8-bit and 16-bit transfer Mode fore X8/X16 devices
- big endian / little endian support
- DMA Mode
- Normal Mode
- Data/Mode/Status Register
- write/read on/from data register automatically generates read/write strobes
- Burst Transfer
- 36 x 32 bit FIFO for DMA/burst support
- read- & write controller for automatic data resizing (32bit <=> 8/16bit) and read/write control
- configurable strobe (low and high time) for higher PCLK clocks / lower speed NAND Flash devices
- little endian/ big endian selectable
- load interrupts when FIFO is 'almost_empty' & 'almost_full' to ensure continuous data flow

Figure 29 Block Diagram of NAND Flash Interface




Table 45 NAF configuration register

Name		Base		Default
NAFConfig		AS3527_NAND_FLASH_BASE		0x00
Offset 0x0000		NAF Configuration Register		
		The register is used for basic setup. 8 or 16-bit data width, little or big endian can be selected. DMA and FIFO on/off can be controlled as well as duty cycle and duration of read & write signals.		
Bit	Bit Name	Default	Access	Bit Description
19:16	write_strobe_low [3:0]	0x00	R/W	low time (# of PCLK cycles + 1) of the output 'naf_we_n' (e.g. a value of 1 will keep naf_we_n at '0' for 3 PCLK cycles during write)
15:12	write_strobe_high [3:0]	0x00	R/W	high time (# of PCLK cycles + 2) of the output 'naf_we_n' (e.g. a value of 0 will keep naf_we_n at '1' for 2 PCLK cycles during write)
11:8	read_strobe_low [3:0]	0x00	R/W	low time (# of PCLK cycles + 1) of the output 'naf_re_n' (e.g. a value of 2 will keep naf_re_n at '0' for 3 PCLK cycles during read)
7:4	read_strobe_high [3:0]	0x00	R/W	high time (# of PCLK cycles + 2) of the output 'naf_re_n' (e.g. a value of 0 will keep naf_re_n at '1' for 2 PCLK cycles during read)
3	dma_on	0x0	R/W	0: DMA is disabled and all DMA request signals are tied to 1: DMA is enabled
2	fifo_staticreset_n	0x0	R/W	0: FIFO is reset 1: FIFO is enabled
1	big_endian	0x0	R/W	0: little endian (FIFO data word will be processed in the order word(7:0), word(15:8), word(23:16) and word(31:24) when x16_device is 0; word(15:0) and word(31:16) when x16_device is 1 1: big endian (FIFO data word will be processed in the order word(31:24), word(23:16), word(15:8) and word(7:0) when x16_device is 0; word(31:16) and word(15:0) when x16_device is 1 Note: big_endian is only supported for r/w access through register NAFFifodata
0	x16_device	0x0	R/W	0: X8 Device (for NAND flash with 8-bit data bus) 1: X16 Device (for NAND flash with 16-bit data bus)

Table 46 NAF control register

Name		Base		Default
NAFControl		AS3527_NAND_FLASH_BASE		0x2
Offset 0x0004		NAFControl Register		
The NAFControl register controls read access and FIFO dynamic reset.				
Bit	Bit Name	Default	Access	Bit Description
1	read_strobe	0x1	W	1: triggers a FIFO reset pulse (when NAFConfig bit 'fifo_staticreset_n' is 1) The bit is cleared automatically in the next PCLK cycle.
0	fifo_reset_strobe	0x1	W	1: triggers one single read cycle on output 'naf_re_n'. The bit is cleared automatically in the next PCLK cycle.

Table 47 NAF error correction register

Name		Base		Default
NAFEcc		AS3527_NAND_FLASH_BASE		0x2
Offset 0x0008		NAF Error correction code register		
The NAFEcc register offers access to the error correction code registers.				
Bit	Bit Name	Default	Access	Bit Description
32:0	Nafecc [32:0]	0x0001	R	This register can be accessed up to 8 times and contains the following data: 1.access => Line Parity Block1 2.access => Column Parity Block1** 3.access => Line Parity Block2 4.access => Column Parity Block2** 5.access => Line Parity Block3 6.access => Column Parity Block3** 7.access => Line Parity Block4 8.access => Column Parity Block4** (9.access => same as 1.access)

Note: * Before access to NAFEcc registers is possible, NAFMode register has to be set to 0xd4 (after page write operation) or to 0x54 (after page read operation). NAFEcc register contents will be cleared if NAFMode register bits 6 and 5 are both '1'.

** Only bits 11 to 0 are relevant for column parity, other bits are '0';

The content of NAFEcc depends on the device type.

X8 (8-bit data bus) devices:

Line Parity Block1	: will contain the line	parity of byte 1 to 512 (after 512 r/w cycles)
Column Parity Block1	: will contain the column	parity of byte 1 to 512 (after 512 r/w cycles)
Line Parity Block2	: will contain the line	parity of byte 513 to 1024 (after 1024 r/w cycles)
Column Parity Block2	: will contain the column	parity of byte 513 to 1024 (after 1024 r/w cycles)
Line Parity Block3	: will contain the line	parity of byte 1025 to 1536 (after 1536 r/w cycles)
Column Parity Block3	: will contain the column	parity of byte 1025 to 1536 (after 1536 r/w cycles)
Line Parity Block4	: will contain the line	parity of byte 1537 to 2048 (after 2048 r/w cycles)
Column Parity Block4	: will contain the column	parity of byte 1537 to 2048 (after 2048 r/w cycles)

X16 (16-bit data bus) devices:

Line Parity Block1	: will contain the line	parity of halfword(7:0) 1 to 512 (after 512 r/w cycles)
Column Parity Block1	: will contain the column	parity of halfword(7:0) 1 to 512 (after 512 r/w cycles)
Line Parity Block2	: will contain the line	parity of halfword(15:8) 1 to 512 (after 512 r/w cycles)
Column Parity Block2	: will contain the column	parity of halfword(15:8) 1 to 512 (after 512 r/w cycles)
Line Parity Block3	: will contain the line	parity of halfword(7:0) 513 to 1024 (after 1024 r/w cycles)
Column Parity Block3	: will contain the column	parity of halfword(7:0) 513 to 1024 (after 1024 r/w cycles)
Line Parity Block4	: will contain the line	parity of halfword(15:8) 513 to 1024 (after 1024 r/w cycles)
Column Parity Block4	: will contain the column	parity of halfword(15:8) 513 to 1024 (after 1024 r/w cycles)

Note: Read ECC is not performed in unbuffered READ mode (this means when CPU accesses the Nand Flash through the NAF_DATA registers)

Table 48 NAF data register

Name		Base		Default
NAFData		AS3527_NAND_FLASH_BASE		0x0000
Offset 0x000C		Data Register		
		The NAFData register offers unbuffered access to the data bus of the NAND flash device.		
Bit	Bit Name	Default	Access	Bit Description
15:0	NAFData	0x01	R/W	For X8 devices (8-bit data bus) only bits 7:0 are relevant, other bits are ignored For X16 devices (16-bit data bus) all are relevant

Table 49 NAF mode register

Name		Base		Default
NAFMode		AS3527_NAND_FLASH_BASE		0x00
Offset 0x0010		Mode register		
		The NAFMode register controls NAND flash read/write/erase procedures.		
Bit	Bit Name	Default	Access	Bit Description
7	write protection	0x0	R/W	Used to control 'command latch enable' 0: output 'naf_cle' is set to '0' 1: output 'naf_cle' is set to '1' (Command Latch Cycle)
6:5	Ecc [1:0]	0x0	R/W	controls 'address latch enable' 0: output 'naf_ale' is set to '0' 1: output 'naf_ale' is set to '1' (Address Latch Cycle)
4	ce	0x0	R/W	0: power off (all output enable signals are turned off) 1: power on
3	-	0x0	R/W	always '0'
2	power_on	0x0	R/W	0: power off (all output enable signals are turned off) 1: power on
1	ale	0x0	R/W	controls 'address latch enable' 0: output 'naf_ale' is set to '0' 1: output 'naf_ale' is set to '1' (Address Latch Cycle)
0	Cle	0x0	R/W	controls 'command latch enable' 0: output 'naf_cle' is set to '0' 1: output 'naf_cle' is set to '1' (Command Latch Cycle)

Table 50 NAF status register

Name		Base		Default
NAFStatus		AS3527_NAND_FLASH_BASE		-
Offset 0x0014		Status Register		
The NAFStatus register contains information on the internal status.				
Bit	Bit Name	Default	Access	Bit Description
13	fifo_error	0x0	R	FIFO error signal 0: if FIFO is reset 1: if FIFO contains 36 words and FIFO push(write) has occurred or when FIFO contains 0 words and a FIFO pop(read) has occurred. The FIFO error will lock the FIFO and has to be reset by a reset of the FIFO (by setting NAFControl register bit 1 to '1')
12	fifo_full	0x0	R	FIFO full signal 0: if FIFO contains less than 36 words 1: if FIFO contains 36 words
11	fifo_almost_full	0x0	R	FIFO almost_full signal 0: if FIFO contains less than 32 words 1: if FIFO contains more than or equal 32 words
10	fifo_almost_empty	0x0	R	FIFO almost_empty signal 0: if FIFO contains more than 4 words 1: if FIFO contains less than or equal 4 words
9	fifo_empty	0x0	R	FIFO empty signal 0: if FIFO contains more than 0 words 1: = when FIFO contains 0 words
8	strobe_ready	0x0	R	read/write strobe ready signal 0: if read/write strobe '0' (strobe active) 1: if read/write strobe '1' (strobe inactive)
7	flash_ready	0x0	R	synchronised NAND flash ready signal 0: if synchronised input 'naf_busy_in_n' is '0' (busy) 1: if synchronised input 'naf_busy_in_n' is '1' (ready)
6	got_fifo_error	0x0	R	FIFO error indication (edge triggered) 0: if bit 6 of NAFClear register is set to '1' 1: if FIFO contains 36 words and FIFO push(write) occurs or when FIFO contains 0 words and a FIFO pop(read) occurs.
5	got_fifo_full	0x0	R	FIFO full indication (edge triggered) 0: if bit 5 of NAFClear register is set to '1' 1: if FIFO contains 36.
4	got_fifo_high	0x0	R	FIFO high indication (edge triggered) 0: if bit 4 of NAFClear register is set to '1' 1: if FIFO gets full (36 words) or changes from 31 to 32 words (and when the NAFWords register is greater than 32). Note: When this bit gets '1' during 'Page Read' mode, a new FIFO burst read of up to 32 words is possible.
3	got_fifo_low	0x0	R	FIFO low indication (edge triggered) 0: if bit 3 of NAFClear register is set to '1' 1: if FIFO gets empty or changes from 5 to 4 words (and when the NAND Flash requires more than 32 bytes/halfwords). Note: When this bit gets '1' during 'Page Programming' mode, a new FIFO burst write of up to 32 words is possible

Name		Base		Default
NAFStatus		AS3527_NAND_FLASH_BASE		-
Offset 0x0014		Status Register		
The NAFStatus register contains information on the internal status.				
Bit	Bit Name	Default	Access	Bit Description
2	got_empty_and_rdy	0x0	R	NAFWords empty and Controller ready indication (edge triggered) 0: when bit 2 of NAFClear register is set to '1' 1: when read/write strobe changes from '0' to '1' (end of strobe) and NAFWords register has become empty. Note: This bit is used to detect the end of a multiple read/write burst transaction
1	got_strobe_ready	0x0	R	Read/write strobe ready indication (edge triggered) 0: when bit 1 of NAFClear register is set to '1' 1: when read/write strobe changes from '0' to '1' (end of strobe) Note: read/write strobes can last from 3 to 33 PCLK cycles depending on NAFConfig settings.
0	got_flash_ready	0x0	R	NAFWords empty and Controller ready indication (edge triggered) 0: when bit 2 of NAFClear register is set to '1' 1: when read/write strobe changes from '0' to '1' (end of strobe) and NAFWords register has become empty. Note: This bit is used to detect the end of a multiple read/write burst transaction

Table 51 NAF interrupt mask register

Name		Base		Default
NAFMask		AS3527_NAND_FLASH_BASE		0x0018
Offset 0x0018		Interrupt Mask Register		
The NAFMask register is used to mask/enable the internal interrupt requests.				
Bit	Bit Name	Default	Access	Bit Description
6	mask6	0x1	R/W	Mask 'FIFO error indication' interrupt request 0: enable 1: masked
5	mask5	0x1	R/W	Mask 'FIFO full indication' interrupt request 0: enable 1: masked
4	mask4	0x1	R/W	Mask 'FIFO high indication' interrupt request 0: enable 1: masked
3	mask3	0x1	R/W	Mask 'FIFO low indication' interrupt request 0: enable 1: masked
2	mask2	0x1	R/W	Mask 'NAFWords empty and Controller ready indication' interrupt request 0: enable 1: masked
1	mask1	0x1	R/W	Mask 'Read/write strobe ready indication' interrupt request 0: enable 1: masked
0	mask0	0x1	R/W	Mask 'NAND flash ready indication' interrupt request 0: enable 1: masked

Table 52 NAF FIFO Data register

Name		Base		Default
NAFFifodata		AS3527_NAND_FLASH_BASE		0x0000
Offset 0x001c		FIFO Data Register		
The NAFFifodata register offers access to the internal FIFO.				
Bit	Bit Name	Default	Access	Bit Description
32:0	Fifodata [32:0]	-	R/W	Writing this register will push a word on the FIFO and the write address will be incremented by 1. When the FIFO is full (36 words) then a write access on the register is ignored and the FIFO ERROR status bit is set. Reading on this register will pop a word from the FIFO and the read address will be incremented by 1. When the FIFO is empty then a read access on the register is ignored and the FIFO ERROR status bit is set.

Table 53 NAF interrupt mask register

Name		Base		Default
NAFWords		AS3527_NAND_FLASH_BASE		0x0000
Offset 0x0020		Interrupt Mask Register		
The NAFWords register informs the controller about the maximum words to be transferred and controls the FIFO transfer both in interrupt and DMA mode.				
Bit	Bit Name	Default	Access	Bit Description
32:0	Words [32:0]	0x0000	R/W	0: FIFO based data transfer is disabled not 0: FIFO transfer is in progress

Note: For page transfers (program or read) the initial number of words depends on the NAND flash device. For a page size of 512 bytes, an initial word value of $512/4 = 128$ has to be written. For a page size of 2k bytes, an initial word value of 512 has to be used.

Table 54 NAF interrupt clear register

Name		Base		Default
NAFClear		AS3527_NAND_FLASH_BASE		0x0018
Offset 0x0024		Clear Register		
		The NAFClear register clears interrupt status information and re-enables interrupt detection.		
Bit	Bit Name	Default	Access	Bit Description
6	clear6	-	W	Reset of 'FIFO error indication' status bit 0: no action 1: bit 6 of NAFStatus is reset and interrupt 6 detection is enabled
5	clear5	-	W	Reset of 'FIFO full indication' status bit 0: no action 1: bit 5 of NAFStatus is reset and interrupt 5 detection is enabled
4	clear4	-	W	Reset of 'FIFO high indication' status bit 0: no action 1: bit 4 of NAFStatus is reset and interrupt 4 detection is enabled
3	clear3	-	W	Reset of 'FIFO low indication' status bit 0: no action 1: bit 3 of NAFStatus is reset and interrupt 3 detection is enabled
2	clear2	-	W	Reset of 'NAFWords empty and Controller ready indication' status bit 0: no action 1: bit 2 of NAFStatus is reset and interrupt 2 detection is enabled
1	clear1	-	W	Reset of 'Read/write strobe ready indication' status bit 0: no action 1: bit 1 of NAFStatus is reset and interrupt 1 detection is enabled
0	clear0	-	W	Reset of 'Read/write strobe ready indication' status bit 0: no action 1: bit 0 of NAFStatus is reset and interrupt 0 detection is enabled

Table 55 NAF test register

Name		Base		Default
NAFTest		AS3527_NAND_FLASH_BASE		0x0000
Offset 0x0028		Test Register		
		The NAFTest register is used for functional tests of the FIFO.		
Bit	Bit Name	Default	Access	Bit Description
1	datainvert		W	0: default mode 1: disables FIFO access by the internal controller => FIFO is accessed by APB interface only
0	fifotest	-	W	0: default mode 1: data word both on FIFO input and output is inverted

6.4.12 DBOP - Data Block Output Port

Purpose of this ARM APB peripheral module is a high-speed data output port that can support data transfer to various display controllers based on synchronous control interfaces. Programmability of polarity and timing of the generated control signals makes it possible to support various kinds of displays. Example of a supported display controller is the Hitachi HD77766R LCDE controller.


From the programmers point of view the DBOP module can be serviced by DMA accesses. With the large size of the data FIFO and the programmable interrupt request conditions the overhead for SW is minimised. Simple read instructions to read for example a status register of the LCD controller are also supported.

The usage of this cell results in a great performance boost compared to the standard ARM GPIO PrimeCell™ architecture.

Features

- APB bus interface
- support for direct memory access (DMA)
- data output FIFO with 128 words (32 bit wide)
- 8 or 16 bit parallel data output (configurable)
- 4 control outputs - flexible programming of the signal waveforms with respect to polarity and timing
- programmable even/odd control output generation
- 8 or 16 bit parallel data input register with programmable read strobe
- programmable conditions for interrupt generation based on FIFO flags
- usage of FIFO for simple division of APB clock domain and output clock domain
- programmable data output rate in range of 0.05 to 4 MHz
- APB Clock & DBOP Clocks are synchronous.

Figure 31 DBOP Block Diagram



6.4.13 DBOP register definitions

Table 56 DBOP Registers

Register Name	Base Address	Offset	Note
DBOP_TIMPOL_01	AS3527_DBOP_BASE	0x00	Timing and polarity for control 0 and 1
DBOP_TIMPOL_23	AS3527_DBOP_BASE	0x04	Timing and polarity for control 1 and 2
DBOP_CTRL_REG	AS3527_DBOP_BASE	0x08	Control Register
DBOP_STAT_REG	AS3527_DBOP_BASE	0x0C	Status Register
DBOP_DOUT_REG	AS3527_DBOP_BASE	0x10	Data output register
DBOP_DIN_REG	AS3527_DBOP_BASE	0x14	Data input register

Timing & Polarity Control register TPC01

This register contains all information necessary for definition of control signals C0 and C1.

Table 57 DBOP control registers C0 and C1

Register bits	Name	type	function	default value	
31	c1_p0	r/w	polarity 1	0	
30	c1_p1	r/w	polarity 2	1	
29	c1_p2	r/w	polarity 3	0	
28:24	c1_t1	r/w	Time 1	0xA	
23:19	c1_t2	r/w	Time 2	0x14	
18	c1_ev	r/w	even enable	1	
17	c1_od	r/w	odd enable	1	
16	c1_qs	r/w	quiescent state	0	
15	c0_p0	r/w	polarity 1	0	
14	c0_p1	r/w	polarity 2	1	
13	c0_p2	r/w	polarity 3	0	
12:8	c0_t1	r/w	Time 1	0xA	
7:3	c0_t2	r/w	Time 2	0x14	
2	c0_ev	r/w	even enable	1	
1	c0_od	r/w	odd enable	1	
0	c0_qs	r/w	quiescent state	0	

Timing & Polarity Control register TPC23

This register contains all information necessary for definition of control signals C2 and C3.

Table 58 DBOP control registers C2 and C3

Register bits	Name	type	function	default value	
31	c3_p0	r/w	polarity 1	0	
30	c3_p1	r/w	polarity 2	1	
29	c3_p2	r/w	polarity 3	0	
28:24	c3_t1	r/w	Time 1	0xA	
23:19	c3_t2	r/w	Time 2	0x14	
18	c3_ev	r/w	even enable	1	
17	c3_od	r/w	odd enable	1	
16	c3_qs	r/w	quiescent state	0	
15	c2_p0	r/w	polarity 1	0	
14	c2_p1	r/w	polarity 2	1	
13	c2_p2	r/w	polarity 3	0	
12:8	c2_t1	r/w	Time 1	0xA	
7:3	c2_t2	r/w	Time 2	0x14	
2	c2_ev	r/w	even enable	1	
1	c2_od	r/w	odd enable	1	

0	c2_qs	r/w	quiescent state	0	
---	-------	-----	-----------------	---	--

Table 59 DBOP control register

Register bits	Name	type	function	default value	
31:22			<i>reserved</i>		
21	clr_pop_err	W	<i>Interrupt clear signal for pop error interrupt</i>	0	Writing 1 to this bit will clear the pop error interrupt. Writing 0 has no effect.
20	clr_push_err	W	<i>Interrupt clear signal for push error interrupt</i>	0	Writing 1 to this bit will clear the push error interrupt. Writing 0 has no effect.
19	en_data	r/w	<i>Tri-state enable for dout bus</i>	0	When set, dout bus is tri-stated when there is no active write on the bus.
18	sdv	r/w	<i>short count bit</i>	0	
17	res_even	r/w	reset to even cycle	0	when set, next output cycle is even
16	enw	r/w	enable write	0	0: write disabled 1: write enabled
15	strd	r/w	start read	0	
14:13	osm	r/w	output serial mode	0	0: single word out 1: 2 serial words out 2: 4 serial words out
12	ow	r/w	output data width	0	0: 8 bit data width 1: 16 bit data width
11	ir_enable	r/w	IR enable		0: all IR disabled 1: IR enabled
10	ir_po_err	r/w	IR enable on pop error	0	
9	ir_pu_err	r/w	IR enable on push error	0	
8	ir_e_en	r/w	IR enable set on push empty	0	
7	ir_ae_en	r/w	IR enable set on push almost empty	0	
6	ir_af_en	r/w	IR enable set on push almost full	0	
5	ir_f_en	r/w	IR enable set on push full	0	
4:0	rs_t	r/w	read strobe time	0x1F	

Notes:

- If the start read bit is issued by setting the strd bit to 1, a single read cycle is generated. After this read cycle the strd bit is set to 0 again by HW.
- If write is enabled by setting enw=1, no read is possible (strd does not cause any action).
- res_even is a reset bit that defines the start of even/odd generated signals. With res_even bit set, the next output cycle is a even cycle. Within this first even output cycle the res_even bit is set to 0 by the SW.
- sdv selects the counter length for the timing generator. Default is end value of 31. With sdv set to 1, the count end value is 15.
- en_data is used as a tri-state enable for the dout bus . When set as 1, dout is tri-stated if there is no active write on the bus . When this bit is set as 0, dout is bus is tri-stated only during the read cycle.

Table 60: DBOP status register

Register bits	Name	type	function	default value	
31:17			<i>reserved</i>		
16	rd_d_valid	r	read data valid		
15:12	Reserved				
11	fi_pu_err	f	push error		
10	fi_pu_e	r	push fifo empty		
9	fi_pu_ae	r	push fifo almost empty		
8	fi_pu_hf	r	push fifo half full		
7	fi_pu_af	r	push fifo almost full		
6	fi_pu_f	r	push fifo full		
5	fi_po_err	r	pop error		
4	fi_po_e	r	pop fifo empty		
3	fi_po_ae	r	pop fifo almost empty		
2	fi_po_hf	r	pop fifo half full		
1	fi_po_af	r	pop fifo almost full		
0	fi_po_f	r	pop fifo full		

The read data valid flag is cleared with every start read and set after read data strobe is issued (at read data valid 1 the data can be readout by SW).

Data Output Register

32 bit register for data output - the data written to this register are directly written to the FiFo. Depending on the serial output mode and the output data width, the effective register width of this register is 8, 16 or 32 bits. Following table shows the effective data width for this register:

	osm=0	osm=1	osm=2
odw = 0	8 (byte0)	16 (byte0, byte1)	32 (byte0, byte1, byte2, byte3)
odw = 1	16 (HW0)	32 (HW0, HW1)	32 (HW0, HW1)

Depending on odw,

- either one, two or four bytes are transmitted serially for odw=0
- or one or two half words (HW = 16 bits) are transmitted serially for odw=1.

Note that for the 8 or 16 bit width only a part of the FiFo memory is used (to keep HW design simple).

Data Input Register

16 bit data input register that holds the value of the last read cycle. It is only valid if the data valid flag is set in the status register. No interrupt support is given, for data input the read data valid flag must be polled.

Dbop Integration Test Registers

The Dbop module is programmed to integration test mode using test control register. The integration test mode enables the user to access all the input/output pins through the APB bus interface.

Name	Offset	R/W	Reset Value	Description
DBOPITC	0x18	R/W	0x00000000	DBOP integration test control register
DBOPITIP1	0x1C	R/W	0x00	DBOP integration test input register
DBOPITOP1	0x20	R	0x0	DBOP integration test output register

Table 61 DBOPITC test register

Register bits	Name	type	function	default value	
31:1			<i>reserved</i>		
0	iten	r/w	Integration test enable		1 will enable the integration test mode

Table 62 DBOPITIP1 test register

Register bits	Name	type	function	default value	
31:5			<i>reserved</i>		
4	Testctrloen	r/w	Test value for out_enControl_n	0	The value on this bit will be reflected in out_enControl_n
3	Testdataoen	r/w	Test value for out_enData_n	0	The value on this bit will be reflected in out_enData_n
2	Testdmasreq	r/w	Test value for DMASREQ	0	The value on this bit will be reflected in DBOPDMACSREQ
1	Testdmabreq	r/w	Test value for DMABREQ	0	The value on this bit will be reflected in DBOPDMACBREQ
0	testirq	r/w	Test value for interrupt	0	The value on this bit will be reflected in DBOPIRQ

Table 63 DBOPITOP1 test register

Register bits	Name	type	function	default value	
31:1			<i>reserved</i>		
0	Testdmaclr	r	DBOPDMACCLR test register.	0	Read of this register will return the value on the DBOPDMACCLR input.

6.4.13.1 DBOP DMA Interface

This block generates all necessary interface signals with the DMAC primcell for DMA transfer. Following table gives a description of these signals.

DBOPDMASREQ	single word request, asserted by DBOP. This signal is asserted when there is at least one empty location in the FiFo
DBOPDMABREQ	burst DMA transfer request, asserted by DBOP. This signal is asserted when there are at least four empty locations in the FiFo
DBOPDMACLR	DMA request clear, asserted by DMA controller to clear the DMA request signals. If DMA burst transfer is requested, the clear signal is asserted during the transfer of the last data in the burst

Symmetric FiFo

The FiFo buffer has two main purposes:

- data buffering: the FiFo contains 128 locations with 32 bits for data storage: with according DMA transfer, the data can be transferred in short time without need for any SW control

- clock domain crossing: the FiFo is at the boarder of clock domain PCLK and DBOPCLK. All necessary synchronisation is done internally. All flags are available as push flags (synchronised to the push clock PCLK) and pop flags (synchronised to the POP clk, which is synchronous to DBOPCLK).

The FiFo controller gives empty, almost empty, half full, almost full and full flags which are available in two fashions: synchronous to the push or the pop side (pop_empty, push_empty, ...).

6.4.13.2 Control Signal Generator

Four independent control signals can be generated: typical application for such signals is a 80xx interface with RS, RD*, WR* and E or a 68xx interface with RS, E, RWN. The idea of this control signal generator is a general-purpose block, which generates any signal timing/waveform that is necessary to transfer the data to any specific display.


Polarity Parameters

For each of the control signals c0 - c3 following polarity parameters are defined:

- p0 ... polarity 0 at start of cycle
- p1 ... polarity 1 following polarity 0
- p2 ... polarity 2 following polarity 1

Following figure shows an example for timing waveforms defined with these control parameters.

Figure 32 DBOP timing waveform




Quiescent State

The control signals are only generated with each data output cycle (data output cycles are generated as long as the FiFo is not empty). With FiFo empty and in the absence of a read cycle, all control signals are set to a quiescent state. For each control signal, this quiescent state can be programmed either to 1 or 0.

Timing Parameters

Also the time points for change from p0-p1 (t1) and p1-p2 (t2) can be programmed. For these programmable timing parameters each data output cycle is divided into 32 steps. Both T1 and T2 can be in the range of 0 to 31. For short count bit set (sdc bit in control register), T1 and T2 must be in the range of 0 to 15.

Figure 33 DBOP timing parameters



Even/odd generated signals


In addition to these timing parameters, signals can also be programmed to go active only during the even (0, 2, 4, ...) or the odd cycles (1, 3, 5, ...). For example the indication of even/odd bytes for the case that two bytes in serial are transmitted can be used.

Two control bits are used to set this signal behaviour:

evenEnable, oddEnable. For default, both are set to 1 and both cycles will appear. For cases where even or odd should be omitted, set according evenEnable/oddEnable to 0. With both set to 0, no cycles will appear at the output!

Following example illustrates a typical waveform for an output interface where the evenEnable=0 and oddEnable=1 for control signal C2. In this example, C2 is an active high indication of the high byte (D1, D3, D5, ...).

Figure 34 DBOP even/odd generated signals waveforms



Normally the even/odd cycles are toggling all the time, also if there are quiescent states in between. To have the possibility of defining a new start, reset of this even/odd counter can be done via the res_even bit inside of the control register. With res_even set, the counter starts with an even cycle. Res_even is then set to 0 again by SW at the new start.


Input strobe generation

In addition to the generation of the control signals, also an input strobe signal `dinStrobe` is generated within the control signal generator. With active `dinStrobe`, the input data are strobed with rising clock edge (see `DIN` register).

6.4.13.3 Data Output Register

The data output register handles different output widths and serial output mode (selected by parameters `osm` and `odw`). Following diagram illustrates the function of the data output register.

Table 64 DBOP data output register



The control part generates the according signals for low byte select and high byte select.

6.4.13.4 DIN register


With the `dinStrobe`, data are written to the DIN register. This gives a simple mechanism, in which for example the status data can be read from a LCD display interface.

To do a data read, first the START READ (`strd`) bit is programmed into the control register. With START READ, the control signal generator starts to generate one cycle with the according control signals. Data are strobed by the programmed strobe time into the din register. After the cycle is completed the HW resets the `strd` bit to 0. With set of the `strd` bit, the `rd_data_valid` bit is also reseted.

The SW just has to poll the `rd_data_valid` bit, when the bit gets set the input data can be read from the din register. After read cycle, the control signal generator returns to the quiescent state.

Following timing diagram shows an example of three read cycles.

Figure 35 DBOP read cycle example



Note: Be aware that the read cycle should only be activated when there is no active write cycle (FiFo is empty). Otherwise the results of such action get unpredictable.

For any read cycle, the write enable bit must be set to 0 (write disabled).

start read (strd)	write enable (wen)	FiFo empty Status	DBOP function
0	0	0	quiescent
0	0	1	quiescent
0	1	0	valid write
0	1	1	quiescent
1	0	0	valid read
1	0	1	valid read
1	1	0	valid write
1	1	1	quiescent

6.4.13.5 Interrupt Generator

Depending on the FiFo Status, an interrupt request can be generated. The conditions that cause an interrupt are set within the control register.

The interrupt output `DBOPIRQ` is active high.


6.4.13.6 Clock frequencies

The input clock is directly taken from the PCLK clock. A programmable prescaler is implemented within the CGU. Input clock for the prescaler is in the range of 20 - 60 MHz.

Programmable division factors for the prescaler in the range of 1 to 8. Input clock to the module is in the range of 2.5 to 60 MHz.

Within the module the control signal generator is doing a division by 16 or 32 (selectable). So the effective output data rates are in the range of 1.25 to 4 MHz for maximum performance and can be scaled down in the range of 0.07 to 0.25 MHz.

Figure 36 DBOP data rate



Time constraining for the module should be done with 65 MHz, if there is a demand the time constraints for the output pads can be reduced.

6.4.13.7 Interface with GPIO PINs / additional PINs

For the SW, the usage of either ARM primecell GPIO ports or DBOP port can be configured with the GPIOAFSEL registers.

Following IO ports are used for the basic 8 bit interface

xpc[7:0] for **dout[7:0]** and **din[7:0]**
xpb[3:0] for **{C3, C2, C1, C0}**

Following IO ports are used for the optional 16 bit interface

xpb[7:4] for **dout[11:8]** and **din[11:8]**
dbop_d[15:12] for **dout[15:12]** and **din[15:12]**


6.4.14 UART – Universal Asynchronous Receiver/Transmitter

The UART is a Universal Asynchronous Receiver Transmitter compatible to industry standard 16550 with APB slave interface. This UART provides FIFO based transmitter-receiver pair with programmable Baud-rate, character widths and parity encoding. Status and error information is also provided by the design. Maximum baud rate supported by this UART is 1Mbps for input clock of 16MHz.

Features

- Compliance to Industry Standard 16550 UART.
- APB slave interface.
- Separate 16x8 Transmit and 16x11 Receive FIFOs.
- Programmable FIFO disabling for 1-byte depth.
- Programmable Baud rate Generator.
- Independent masking for transmit, receive and Error interrupts.
- False Start bit detection.
- Line Break generation and detection.
- Fully programmable serial interface characteristics:
 - Supports 5,6,7 and 8 bits.
 - even, odd, stick and no parity generation and detection.
 - 1, 1 1/2 and 2 stop bits.

Figure 37 UART Block Diagram



6.4.14.1 UART Baud Generator and Clock Divider Settings

The internal baud generator module generates the required baud clock using the divisor register value. To achieve correct synchronization incoming bits are over sampled by a factor of 16x. Software should program the divisor value by which the system clock has to be divided to achieve the required baud clock frequency.

The equation to calculate baud divisor is

$$\text{Baud Divisor} = (\text{input frequency}) \div (\text{baud rate} \times 16)$$

Important: the internal clock divider must be set to a value of 2 or higher. Setting the value to 1 (no division) is not allowed!

For example, for 16 MHz PCLK clock following table gives the list of settings for different BAUD rates.

Baud Rate	Required Baud clock frequency	Decimal divisor value
50	800	20000
75	1200	13333
110	1760	9091
134.5	2152	7435
150	2400	6667
300	4800	3333
600	9600	1667
1200	19200	833
1800	28800	556
2000	32000	500
4800	76800	208
7200	115200	139
9600	153600	104
19200	307200	52
38400	614400	26
56000	896000	18
128000	2048000	8
250000	4000000	4
300000	4800000	3
500000	8000000	2

6.4.14.2 UART Register Descriptions

All registers are 8 bits wide. Registers are selected based on the address and the value of Divisor Latch Select (DLS) bit in the line control register (UART_LNCTR_REG).

Table 65 UART registers

Register Name	Base Address	Offset	DLS	Note
UART_DATA_REG	AS3527_UART_BASE	0x00	0	Data register (Rx / Tx)
UART_DLO_REG	AS3527_UART_BASE	0x00	1	Clock divider lower byte register
UART_DHI_REG	AS3527_UART_BASE	0x04	1	Clock divider higher byte register
UART_INTEN_REG	AS3527_UART_BASE	0x04	0	Interrupt enable register
UART_INTSTATUS_REG	AS3527_UART_BASE	0x08		Interrupt status register
UART_FCTL_REG	AS3527_UART_BASE	0x0C		FIFO control register
UART_LNCTL_REG	AS3527_UART_BASE	0x10		Line control register
UART_LNSTATUS_REG	AS3527_UART_BASE	0x14		Line status register

Table 66 UART Data Register

Name		Base		Default
UART_DATA_REG		AS3527_UART_BASE		0xC8110000
Data register				
<p>Holds the data byte received or the data byte to be transmitted respectively.</p> <p>RX:</p> <p>This register holds the received data byte. In FIFO mode, this byte will be the top byte of the 16-byte FIFO. If FIFO mode is disabled, it will be the content of the receive shift register after a byte has been shifted in. A read to the address value 3b000 with Divisor Latch Select (DLS) bit 1'b0 will give the content of this register. If a character less than 8 bits is received, extra zero bits will be padded to this register.</p> <p>TX:</p> <p>This register contains the data to be transmitted. This register will be written by the processor. In FIFO mode, a write to this address will write data into the FIFO. In FIFO mode, top byte of txFIFO is passed on to transmitter shift register. If FIFO is disabled, a write to the address 3'b000 with DLS bit 1'b0 will write into this register. If FIFO is disabled, this register will be overwritten with new data. If FIFO is disabled, data in this register will be passed on to transmitter shift register.</p>				
Offset: 0x00 DLS bit set to 0				
Bit	Bit Name	Default	Access	Bit Description
7:0	UART_DATA_REG	00000000	RW	Holds the data byte received or the data byte to be transmitted respectively.

Table 67 UART Clock divider lower byte register

Name		Base		Default
UART_DLO_REG		AS3527_UART_BASE		0xC8110000
Clock divider lower byte register				
<p>This register holds the clock divider value (decimal) which is used to derive the baud clock. To achieve a desired baud rate, the baud clock should be 16-times higher than the baud rate. To derive this clock the ratio of the system clock and the required baud clock should be calculated and the value should be programmed into the clock divider lower byte and higher byte registers (UART_DLO_REG and UART_DHI_REG). Clock divider value = (input frequency) / (baud rate x 16)</p>				
Offset: 0x00 DLS set to 1				
Bit	Bit Name	Default	Access	Bit Description
7:0	UART_DLO_REG	00000000	W	This register holds the lower byte of the decimal divisor value to calculate baud clock.

Table 68 UART Clock divider higher byte register

Name		Base		Default
UART_DHI_REG		AS3527_UART_BASE		0xC8110000
Offset: 0x04 DLS set to 1		Clock divider higher byte register		
		This register holds the higher byte of the decimal divisor value to calculate baud clock.		
Bit	Bit Name	Default	Access	Bit Description
7:0	UART_DHI_REG	00000000	W	This register holds the higher byte of the decimal divisor value to calculate baud clock.

Table 69 UART Interrupt enable register

Name		Base		Default
UART_INTEN_REG		AS3527_UART_BASE		0xC8110000
Offset: 0x04 DLS set to 0		Interrupt enable register		
		This register will enable the three types of interrupts. Setting the bits of this register to logic 1 enables the selected interrupt.		
Bit	Bit Name	Default	Access	Bit Description
7:3	Reserved	00000		These bits are reserved for future use.
2	InStatusEn	0	W	This bit enables the "rxLineStatus" interrupt.
1	txDataEmptyEn	0	W	This bit enables the "txDataEmpty" interrupt.
0	rxDataRdyEn	0	W	This bit enables the "rxDataRdy" interrupt.

Table 70 UART Interrupt status register

Name		Base		Default
UART_INTSTATUS_REG		AS3527_UART_BASE		0xC8110000
Offset: 0x08		Interrupt status register		
		This register will give the status of the interrupt. Depending on the enabled interrupt bits in the interrupt enable register (UART_INTEN_REG) different interrupts will be generated and the status will be updated in this register. On sensing an interrupt the software should read this register to get the status of the interrupt.		
Bit	Bit Name	Default	Access	Bit Description
7:3	Reserved	00000		These bits are reserved for future use.
2	rxLineStatus	0	RU	This interrupt is set on any error condition on the receive line. There are four types of error possibilities. These error conditions are set in bits 4:1 of the line status register (UART_LNSTATUS_REG). This bit is reset on a read of the line status register (UART_LNSTATUS_REG).
1	txDataEmpty	0	RU	In FIFO mode this bit is set when txFIFO is empty. If FIFO mode is disabled this interrupt is set if the data register (UART_DATA_REG (Tx)) is empty. This bit will be reset on write to the data register (UART_DATA_REG (Tx)).

Name		Base		Default
UART_INTSTATUS_REG		AS3527_UART_BASE		0xC8110000
Offset: 0x08		Interrupt status register		
		This register will give the status of the interrupt. Depending on the enabled interrupt bits in the interrupt enable register (UART_INTEN_REG) different interrupts will be generated and the status will be updated in this register. On sensing an interrupt the software should read this register to get the status of the interrupt.		
Bit	Bit Name	Default	Access	Bit Description
0	rxDataRdy	0	RU	This is the data ready interrupt. In FIFO mode this bit is set when the number of bytes in the FIFO reaches the trigger level. This bit is also set in FIFO mode when a timeout occurs in the reception, i.e. Rx line idle for more than 4 char times and there is data in the FIFO. If FIFO mode is disabled this bit is set when one full byte is received. This bit is cleared when the FIFO is empty or the data register (UART_DATA_REG (Rx)) is read.

Table 71 UART FIFO control register

Name		Base		Default
UART_FCTL_REG		AS3527_UART_BASE		0xC8110000
Offset: 0x0C		FIFO control register		
		This register holds the control parameters to control receive (rx) and transmit (tx) FIFO. The parameters will enable the FIFOs, set the receiver trigger level, etc.		
Bit	Bit Name	Default	Access	Bit Description
7:5	Reserved	000		These bits are reserved for future use.
4:3	trigLevel	00	W	These two bits will select the trigger level for the rxFIFO. Once the FIFO pointer reaches this level rxDataRdy interrupt is asserted. 00: 01 byte 01: 04 bytes 10: 08 bytes 11: 14 bytes
2	rxFIFORst	0	W	This bit will reset rxFIFO pointers and clear all the bytes in the rxFIFO. This bit is self clearing, i.e. after resetting FIFO this bit will become zero.
1	txFIFORst	0	W	This bit will reset txFIFO pointers and clear all the bytes in the txFIFO. This bit is self clearing, i.e. after resetting FIFO this bit will become zero.
0	FIFOModeEn	0	W	This bit will enable the FIFO mode. By default this will be reset.

Table 72 UART Line control register

Name		Base		Default
UART_LNCTL_REG		AS3527_UART_BASE		0xC8110000
Offset: 0x10		Line control register		
		This register controls the asynchronous data. Parameters in this register set the transmit and receive character format, the data length, parity bit, stop bit length, etc.		
Bit	Bit Name	Default	Access	Bit Description

Name		Base		Default
UART_LNCTL_REG		AS3527_UART_BASE		0xC8110000
Offset: 0x10		Line control register		
		This register controls the asynchronous data. Parameters in this register set the transmit and receive character format, the data length, parity bit, stop bit length, etc.		
Bit	Bit Name	Default	Access	Bit Description
7	DLS	0	RW	Divisor Latch Select Bit. This bit is used to select Divisor Latch registers. 1: Divisor Latch registers can be accessed. To access other registers this bit should be zero.
6	breakCntl	0	RW	1: Will cause a break condition to be transmitted, i.e. TX line is pulled low. Normal transmission can be recovered once this bit is cleared. Transmitter logic can be used as break timer.
5	stickParity	0	RW	1: If this bit is set, along with parityEn a fixed parity bit will be transmitted and expected. This fixed parity bit will be the complement of the bit 4.
4	evenParity	0	RW	0: Data byte along with parity bit will be sent and expected to be odd parity. 1: Data byte along with the parity bit will be even parity.
3	parityEn	0	RW	Enable parity bit. 0: Data byte will be transmitted and received without parity bit. 1: Will enable the parity bit at the end of the data byte.
2	stopBits	0	RW	This bit decides how many stop bits should be sent along with a data byte. 0: 1 stop bit transmitted 1: 2 stop bits transmitted if 6, 7 or 8 bit wordLenSel 1: 1.5 stop bits transmitted if 5 bit wordLenSel Receiver will always check for one stop bit.
1:0	wordLenSel	00	RW	These bits will select the number of data bits to be transmitted and received. 00: 5 bits 01: 6 bits 10: 7 bits 11: 8 bits

Table 73 UART Line status register

Name		Base		Default
UART_LNSTATUS_REG		AS3527_UART_BASE		0xC8110000
Offset: 0x14		Line status register		
		This register holds the status information of the data transfer. It gives information about the received data.		
Bit	Bit Name	Default	Access	Bit Description
7	FIFODataError	0	RU	1: This bit is set when any data character in the FIFO has parity or framing error or break condition. 0: This bit is reset once the line status register (LINE_STATUS_REG) is read.
6	Reserved	0		This bit is reserved for future use.
5	txHoldRegEmpty	0	RU	This bit is associated with the txDataEmpty interrupt. 1: Indicates that there is no data in txFIFO or the data register (UART_DATA_REG (Tx)). This bit is set once the data is shifted out. 0: This bit is reset once data is written into the data register (UART_DATA_REG (Tx)).

Name		Base		Default
UART_LNSTATUS_REG		AS3527_UART_BASE		0xC8110000
Offset: 0x14		Line status register		
		This register holds the status information of the data transfer. It gives information about the received data.		
Bit	Bit Name	Default	Access	Bit Description
4	breakDetect	0	RU	This bit is associated with the rxLineStatus interrupt. 1: This bit is set if a break condition is detected, i.e. if a zero is detected on receive line for one full character duration. This condition will always cause framingError condition.
3	framingError	0	RU	This bit is associated with the rxLineStatus interrupt. 1: Indicates that the first stop bit of the received data byte is not valid, i.e. a zero is received in place of a one. This error condition causes the receiver to re-synchronize.
2	parityError	0	RU	This bit is associated with rxLineStatus interrupt. 1: Indicates that parity of the received data byte is different from the expected parity as set in the line control register (UART_LNCTL_REG).
1	overrunError	0	RU	This bit is associated with the rxLineStatus interrupt. 1: Indicates an error condition which occurs when one character is fully assembled by the receiver but there is no space to write that byte. In FIFO mode, the content of the FIFO remains unaffected. If FIFO is disabled, the data register (UART_DATA_REG (Rx)) will be overwritten with the new data.
0	dataReady	0	RU	0: There is no data available. 1: There are one or more data bytes ready to be read by the processor.

6.4.15 CGU - Clock generation unit

The clock generation unit generates all clocks for all modules on the chip.

- Hardware programmable selection of clock input either from internal oscillator or external clock input
- Two on-chip PLL circuits for generation of internal clocks
- Programmable divider for generation of ARM922T clock (fclk)
- Programmable divider for generation of AMBA bus clock (pclk)
- Support of ARM922T fastbus, synchronous and asynchronous mode
- Included clock gating registers to optimise power consumption
- Three clock busses at input of all dividers (clk_main, clk_a, clk_b) for utmost flexibility
- Spike-free switches between divider clock inputs (clk_main, clk_a, clk_b)
- Independent clock dividers for peripheral modules

System startup

At startup, the system is configured in a way to run without the need of PLLs. PLLs are disabled and clk_main is used for generation of the clock for the ARM controller (fclk) and ARM AMBA bus (pclk). Within the clock gating register, only the clocks that are really necessary for initial boot are enabled: clock for ARM, for the internal 1-TRAM memory, for the internal ROM and for the external memory. So the boot loader can start either from internal ROM or from the external MPMC.

Clock switching

The system can be reconfigured to run from PLLA or PLLB. Because the 1-TRAM is a dynamic memory that must always get the clock for the internal memory refresh, this switching must be implemented in a way that the PCLK clock is never stopped. The easiest solution to fulfil this requirement is always switching back to clk_main for reconfiguring the PLLs. After reprogramming of the PLLs it must be checked that the PLLs are locked before the system is switched onto the PLL output frequency.

ARM922T and AMBA bus clock

The ARM processor can run in different modes. These modes can be set within the iA, nF bits of the ARM922T CP15 (coprocessor) register 1.

Fastbus mode

This is the default mode after startup. The ARM922T input clock frequency is the same as the AHB/APB bus frequency.

Synchronous mode

Within the synchronous mode, the ARM922T frequency must be higher than the AHB/APB bus frequency and it must be an integer multiple of the AHB/APB bus frequency. Advantage of the synchronous mode is a higher performance because of less synchronisation effort between the ARM922T and the AHB bus.

Asynchronous mode

Within asynchronous mode, the ARM922T frequency must be higher than the AHB bus frequency, but it can be completely asynchronous. Disadvantage is a slightly reduced performance of the system because of the higher effort for synchronisation between the ARM922T and AHB clock domains.

Block Diagram

The block diagram on the following page gives a detailed view of the structure of the CGU.

6.4.15.1 Input clock selection

Input clock is either coming directly from the `clk_ext` pin or from the internal 24MHz crystal oscillator. Usage of external pin or internal oscillator is selected by the dedicated pin `clk_sel`.

Table 74 Clock Selection

Clk_sel	Description
0	<code>clk_main = clk_int</code>
1	<code>clk_main = clk_ext</code>

Three main internal clocks are generated as source for all clock dividers for all modules.

- `clk_a`, `clk_b`: the outputs of two independently configurable PLLs.
- `clk_main`: this clock is always available without the need of configuring any internal PLL

An important constraint of the system is the memory type of the RAM: the internal 1-TRAM needs refresh cycles, with the following important restrictions:

- the free running AHB/APB clock (PCLK) for the 1-TRAM must always be present: also for changing frequency settings, this must be taken into account (e.g. switch from `clk_main` to PLL output only after PLL is settled (start-up time)).
- the minimum frequency for the free running AHB/APB clock of the 1-TRAM is 20 MHz.

Important note: Switching between the different frequencies must be done in a pre-defined order using the CGU-driver software.

6.4.15.2 Clock Gating

For all peripheral clock domains clock gating is possible. Clock gating can be enabled/disabled by the corresponding bits within the clock control register `CGU_PERI`. After start-up, only the modules, which are necessary for booting the device, are enabled. These enabled peripherals are

- 1-TRAM controller and 1-TRAM macros
- external memory interface MPMC
- internal ROM
- vectored IR controller (VIC)


6.4.15.3 Interrupt generation

An interrupt can be generated after the PLL is locked.

6.4.15.4 PLL description

- runs on single power supply at 1.2 V (special power PADs are used within the chip layout to guarantee lowest jitter: vddapll, vssapll which are connected to vdd_core, vss_core within the BGA substrate)
- fully integrated with internal loop filter
- VCO operating frequency from 200 - 400 MHz
- phase comparator input frequency from 2 - 8 MHz
- low power dissipation of typical 2.5 mW

Figure 39 PLL block diagram



Programming and calculation of the PLL output frequency

The output frequency is controlled by three programmable dividers within the PLL. These dividers are: the input divider NR, the feedback divider NF and the output divider NO. The divider settings are programmed by bits within CGU_PLLA, CGU_PLLB registers. The table on the following page gives the detailed formulas for setting the PLL output frequency.

Table 75 Setting the PLL output frequency

Input divider NR.

$$NR = 16 \cdot R4 + 8 \cdot R3 + 4 \cdot R2 + 2 \cdot R1 + R0$$

Feedback divider NF:

$$NF = 2 \cdot (128 \cdot F7 + 64 \cdot F6 + 32 \cdot F5 + 16 \cdot F4 + 8 \cdot F3 + 4 \cdot F2 + 2 \cdot F1 + F0)$$

Output divider NO:

Output divider setting	NO (output divider value)
OD0=0, OD1=0	Not allowed
OD0=1, OD1=0	1
OD0=0, OD1=1	2
OD0=1, OD1=1	4

The PLL output frequency is calculated with following formula

Output frequency $f_{out} = \frac{NF}{NR \cdot NO} \cdot f_{in}$

Comparison frequency $f_{ref} = \frac{f_{in}}{NR}$

VCO frequency $f_{vco} = \frac{NF}{NR} \cdot f_{in}$

Following constraints must be followed for the comparison and output frequency:

$$2 \text{ MHz} \leq f_{ref} \leq 8 \text{ MHz}$$

$$200 \text{ MHz} \leq f_{VCO} \leq 400 \text{ MHz}$$


Clock Constraining

Different clocks are constraint to different maximum clock speeds. As the clock frequencies can be set by software, care must be taken not to exceed these maximum clock frequencies.

Table 769 Clock Constraining

Clock Domain	Max. Freq. [MHz]	Description
FCLK	250	Processor Clock
PCLK	65	AHB/APB bus clock
MPMC_CLK	90	MPMC (external memory interface) clock
I2SI MCLK	65	I2S input interface master clock
I2SO MCLK	30	I2S output interface master clock
USB CLK	48	USB interface clock
IDE CLK	90	IDE interface clock
MS CLK	40	Memory Stick Interface clock

Figure 40 Clock Generation Unit Block Diagram



6.4.15.5 Clock Generation Unit Registers

Table 20 CGU Registers

Register Name	Base Address	Offset	Note
CGU_PLLA	AS3527_CGU_BASE	0x00	PLLA configuration register
CGU_PLLB	AS3527_CGU_BASE	0x04	PLLB configuration register
CGU_PLLASUP	AS3527_CGU_BASE	0x08	PLLA supervisor register
CGU_PLLBSUP	AS3527_CGU_BASE	0x0C	PLLB supervisor register
CGU_PROC	AS3527_CGU_BASE	0x10	processor clock control register
CGU_PERI	AS3527_CGU_BASE	0x14	peripheral clock control register
CGU_AUDIO	AS3527_CGU_BASE	0x18	audio clock control register
CGU_USB	AS3527_CGU_BASE	0x1C	USB clock control register
CGU_INTCTRL	AS3527_CGU_BASE	0x20	CGU interrupt mask and enable register
CGU_IRQ	AS3527_CGU_BASE	0x24	interrupt clear and lock status register
CGU_COUNTA	AS3527_CGU_BASE	0x28	PLLA lock counter register
CGU_COUNTB	AS3527_CGU_BASE	0x2C	PLLB lock counter register
CGU_IDE	AS3527_CGU_BASE	0x30	IDE clock control register
CGU_MS	AS3527_CGU_BASE	0x34	Memory Stick clock control register
CGU_DBOP	AS3527_CGU_BASE	0x38	DBOP clock controller register

Table 21 CGU_PLLA Register

Name		Base		Default
CGU_PLLA		AS3527_CGU_BASE		0x00
Offset0x00		PLL A Configuration Register		
The CGU_PLLA register is used to configure the PLL A				
Bit	Bit Name	Default	Access	Bit Description
14:13	PLLA_OD [1:0]	0x00	R/W	PLLA output divider control, 2 bit
12:8	PLLA_R [4:0]	0x00	R/W	PLLA input divider control, 5-bit
7:0	PLLA_F [7:0]	0x00	R/W	PLLA feedback divider control, 8 bit

Table 22 CGU_PLLB Register

Name		Base		Default
CGU_PLLB		AS3527_CGU_BASE		0x00
Offset0x04		PLL B Configuration Register		
The CGU_PLLB register is used to configure the PLL B				
Bit	Bit Name	Default	Access	Bit Description
14:13	PLLB_OD [1:0]	0x00	R/W	PLLB output divider control, 2 bit
12:8	PLLB_R [4:0]	0x00	R/W	PLLB input divider control, 5-bit
7:0	PLLB_F [7:0]	0x00	R/W	PLLB feedback divider control, 8 bit

Table 23 PLLA Supervisor Register

Name		Base		Default
CGU_PLLASUP		AS3527_CGU_BASE		0x08
Offset0x08		PLLA Supervisor Register		
		This register contains control bits of the PLLA which are used very rarely, but have major impact on the functionality of the system.		
Bit	Bit Name	Default	Access	Bit Description
3	PLLA_PD	0x00	R/W	PLLA power down if SET
2	PLLA_OEB	0x00	R/W	PLLA output enable, active low
1	PLLA_BP	0x00	R/W	PLLA bypass if SET
0	PLLA_FIN_SEL	0x00	R/W	PLLA clock source select 0: clk_int [PAD] 1: clk_ext [PAD]

Table 24 PLBB Supervisor Register

Name		Base		Default
CGU_PLLBSUP		AS3527_CGU_BASE		0x08
Offset0x0c		PLLB Supervisor Register		
		This register contains control bits of the PLLB which are used very rarely, but have major impact on the functionality of the system.		
Bit	Bit Name	Default	Access	Bit Description
3	PLLB_PD	0x00	R/W	PLLB power down if SET
2	PLLB_OEB	0x00	R/W	PLLB output enable, active low
1	PLLB_BP	0x00	R/W	PLLB bypass if SET
0	PLLB_FIN_SEL	0x00	R/W	PLLB clock source select 0: clk_int [PAD] 1: clk_ext [PAD]

Table 25 Processor Clock Controller Register

Name		Base		Default
CGU_PROC		AS3527_CGU_BASE		0x00
Offset0x10		Processor Clock Controller Register		
		This register contains control bits for ARM processor clock generation => FCLK.		
Bit	Bit Name	Default	Access	Bit Description
7:4	FCLK_POSTDIV_SEL [3:0]	0x00	R/W	post divider division ratio => post_div = 1/(fclk_postdiv_sel + 1)
3:2	FCLK_PREDIV_SEL [1:0]	0x00	R/W	pre divider (fractional) division ratio 00: pre_div = 1/1 01: pre_div = 7/8 10: pre_div = 6/8 11: pre_div = 5/8
1:0	FCLK_SEL[1:0]	0x00	R/W	clk_in select 00: clk_main 01: pll_a_fout 10: pll_b_fout 11: reserved (clk_main)

NOTE: $f(\text{fclk}) := f(\text{clk_in}) * \text{pred_div} * \text{post_div}$;

Table 26 Peripheral Clock Controller Register

Name		Base		Default
CGU_PERI		AS3527_CGU_BASE		0x0F800000
Offset0x14		Peripheral clock controller register		
This register allows setting the peripheral clocks.				
Bit	Bit Name	Default	Access	Bit Description
28	MBIST_EN	0	R/W	memory bist manager clock enable
27	EXTMEM_EN	1	R/W	external memory clock enable
26	EXTMEMIF_EN	1	R/W	external memory AHB IF clock enable
25	1TRAM_EN	1	R/W	1TRAM controller AHB IF clock enable
24	ROM_EN	1	R/W	ROM AHB IF clock enable
23	VIC_EN	1	R/W	vectored interrupt controller AHB IF clock enable
22	DMAC_EN	0	R/W	DMA controller AHB IF clock enable
21	USB_EN	0	R/W	USB controller AHB IF clock enable
20	I2SO_APB_EN	0	R/W	I2Sout APB IF clock enable
19	I2SI_APB_EN	0	R/W	I2Sin APB IF clock enable
18	I2C_EN	0	R/W	I2C master/slave APB IF clock enable
17	I2C_AUDIO_EN	0	R/W	I2C audio APB IF clock enable
16	GPIO_EN	0	R/W	general purpose IO APB IF clock enable
15	SDMCI_EN	0	R/W	secure digital/multimedia APB IF clock enable
14	NANDFLASH_EN	0	R/W	NAND flash/Smart Media APB IF clock enable
13	UART_EN	0	R/W	UART APB IF clock enable
12	WDOCNT_EN	0	R/W	watchdog counter clock enable
11	WDOIF_EN	0	R/W	watchdog timer module APB IF clock enable
10	SSP_EN	0	R/W	synchronous serial port APB IF clock enable
9	TIMER1_EN	0	R/W	timer module timer1 clock enable
8	TIMER2_EN	0	R/W	timer module timer2 clock enable
7	TIMERIF_EN	0	R/W	timer module APB IF clock enable
6	PCLK_DIV1_SEL	0	R/W	division ratio div1 (AHB/APB clock) => div1 = 1/(pclk_div1_sel + 1)
5:2	PCLK_DIV0_SEL [3:0]	0x0	R/W	division ratio div0 (ext. memory clock) => div0 = 1/(pclk_div0_sel + 1)
1:0	PCLK_SEL[1:0]	0x0	R/W	clkln select b'00: clk_main b'01: plla_fout b'10: pll_b_fout b'11: fclk

CAUTION: Clock gating takes effect immediately! Software must assure that all transactions to/from the module are finished before the clock is disabled.

CAUTION: The peripheral clock must not exceed 65 MHz. The software must assure that requirement.

Note:

$f(\text{clk_extmem}) := f(\text{clkln}) * \text{div0};$

$f(\text{pclk}) := f(\text{clkln}) * \text{div0} * \text{div1};$

Table 27 Audio Clock Controller Register

Name		Base		Default
CGU_AUDIO		AS3527_CGU_BASE		0x00
Offset0x18		Audio Clock Controller Register		
This register allows setting the audio clock to I2S input and output interface.				
Bit	Bit Name	Default	Access	Bit Description
24	I2SI_MCLK2PAD_EN	0	R/W	I2S audio input clock (I2SI_MCLK) to PAD connection enable
23	I2SI_MCLK_EN	0	R/W	I2S audio input clock (I2SI_MCLK) enable
22:14	I2SI_MCLK_DIV_SEL [8:0]	0x0	R/W	I2Sin audio IF clock division ratio => $div_i = 1/(i2si_mclk_div_sel + 1)$
13:12	ISI_MCLK_SEL[1:0]	0x0	R/W	I2SI_MCLK clkin select 00: clk_main 01: plla_fout 10: pll_b_fout 11: reserved (clk_main)
11	I2SO_MCLK_EN	0	R/W	I2S audio output clock (I2SO_MCLK) enable
10:2	I2SO_MCLK_DIV_SEL [8:0]	0x0	R/W	I2Sout audio IF clock division ratio => $div_o = 1/(i2so_mclk_div_sel + 1)$
1:0	ISO_MCLK_SEL[1:0]	0x0	R/W	I2SO_MCLK clkin select 00: clk_main 01: plla_fout 10: pll_b_fout 11: reserved (clk_main)

Note:

The clock gating bits in this register apply only to the audio clocks. To enable/disable the APB parts of the corresponding I2S IF CGU_PERI has to be configured.

$$f(i2si_mclk) := f(I2SI_mclk\ clkin) * div_i;$$

$$f(i2so_mclk) := f(I2SO_mclk\ clkin) * div_o;$$

Table 28 Processor USB Clock Controller Register

Name		Base		Default
CGU_USB		AS3527_CGU_BASE		0x00
Offset: 0x1c		USB Clock Controller Register		
This register allows setting the USB PHY interface clock.				
Bit	Bit Name	Default	Access	Bit Description
5	USB_CLK_EN	0x00	R/W	USB PHY clock enable => clk_usb
4:2	USB_DIV_SEL [2:0]	0x00	R/W	division ratio 0: div = 1/1 > 0: div = 1/(2*n); (even division factors only)
1:0	USB_SEL[1:0]	0x00	R/W	clk_in select 00: clk_main 01: pll_a_fout 10: pll_b_fout 11: reserved (clk_main)

Note:

The clock gating bit applies only to the USB PHY clock. To enable/disable the clock to the AHB part (USB CORE) CGU_PERI has to be configured.

$$f(\text{clk_usb}) = f(\text{clk_core_48m}) = f(\text{clk_in}) * \text{div};$$

Table 29 Interrupt Mask and PLL Lock Status Register

Name		Base		Default
CGU_INTCTRL		AS3527_CGU_BASE		0x00
Offset: 0x20		Interrupt Mask and PLL Lock Status Register		
Bit	Bit Name	Default	Access	Bit Description
3	INT_EN_PLLB_LOCK	0x00	R/W	interrupt on PLLB lock enable (R/W)
2	INT_EN_PLLA_LOCK	0x00	R/W	interrupt on PLLA lock enable (R/W)
1	PLLB_LOCK	0x00	R	PLLB lock status, locked if SET (not cleared on read)
0	PLLA_LOCK	0x00	R	PLLA lock status, locked if SET (not cleared on read)

Table 30 Interrupt Clear Register

Name		Base		Default
CGU_IRQ		AS3527_CGU_BASE		0x00
Offset: 0x24		Interrupt Clear Register		
Bit	Bit Name	Default	Access	Bit Description
1	PLLB_LOCK	0x00	R	PLLB lock status, locked if SET (not cleared on read)
0	PLLA_LOCK	0x00	R	PLLA lock status, locked if SET (not cleared on read)

Table 31 PLL A Lock Counter Register

Name		Base		Default
CGU_COUNTA		AS3527_CGU_BASE		0x20
Offset: 0x28		PLL A Lock Counter Register		
Bit	Bit Name	Default	Access	Bit Description
7:0	COUNTA[7:0]	0x00	R/W	number of PLL A's four-clock cycles until the LOCKA bit is set

Table 32 PLL B Lock Counter Register

Name		Base		Default
CGU_COUNTB		AS3527_CGU_BASE		0x20
Offset: 0x2c		PLL B Lock Counter Register		
Bit	Bit Name	Default	Access	Bit Description
7:0	COUNTB[7:0]	0x00	R/W	number of PLL B's four-clock cycles until the LOCKB bit is set

Table 33 IDE Clock Controller Register

Name		Base		Default
CGU_IDE		AS3527_CGU_BASE		0x20
Offset: 0x30		IDE Clock Controller Register		
This register allows setting the IDE interface clocks.				
Bit	Bit Name	Default	Access	Bit Description
7	IDEIF_CLK_EN	0	R/W	IDE AHB IF clock enable
6	IDE_CLK_EN	0	R/W	IDE IF clock enable (90MHz domain) => clk_ide
5:2	IDE_DIV_SEL [2:0]	0x0	R/W	division ratio => div = 1/(ide_div_sel + 1)
1:0	IDE_SEL[1:0]	0x0	R/W	clk_in select (clk_ide) 00: clk_main 01: plla_fout 10: pll_b_fout 11: reserved (clk_main)

Note: $f(\text{clk_ide}) := f(\text{clk_in}) * \text{div}$;

Table 34 Memory Stick (MS) Clock Controller Register

Name		Base		Default
CGU_MS		AS3527_CGU_BASE		0x00
Offset: 0x34		MS Clock Controller Register		
This register allows setting the MS interface clocks.				
Bit	Bit Name	Default	Access	Bit Description
8	MSIF_CLK_EN	0	R/W	MS APB IF clock enable
7	MS_CLK_EN	0	R/W	MS IF clock enable (20/40MHz domain) => clk_ms
6:2	MS_DIV_SEL [2:0]	0x0	R/W	division ratio => div = 1/(ms_div_sel + 1)
1:0	MS_SEL[1:0]	0x0	R/W	clk_in select (clk_ms) 00: clk_main 01: pll_a_fout 10: pll_b_fout 11: reserved (clk_main)

Note: $f(\text{clk_ms}) = f(\text{clk_in}) * \text{div}$;

Table 35 Data Block Output Port (DBOP) Clock Controller Register

Name		Base		Default
CGU_DBOP		AS3527_CGU_BASE		0x00
Offset: 0x38		DBOP Clock Controller Register		
This register allows setting the DBOP interface clocks.				
Bit	Bit Name	Default	Access	Bit Description
3	DBOP_EN	0	R/W	DBOP APB IF clock enable
2:0	DBOP_PREDIV_SEL [2:0]	0x0	R/W	division ratio => div = 1/(dbop_prediv_sel + 1)

Note: Setting DBOP_EN will enable both clocks (push/APB and pop) immediately.
clk_dbop clock (pop clock) generation uses DBOP APB IF clock as input clock.

$f(\text{clk_dbop}) = f(\text{PCLKDBOP}) * \text{div}$;

Figure 41 Table with verified CGU frequency settings for Audio and USB applications with 24MHz crystal

nr	nr	no	Fref [MHz]	fvco [MHz]	p1la_fout [MHz]	fclk_pre	fclk_post	fclk [MHz]	pclk_div0	pclk_div1	pclk [MHz]	mclk_div	mclk [Hz]	fsaudio [Hz]	faudio error [%]	usb_div	fusbphy [Hz]	fusb error [%]	fsaudio target [Hz]	CPU clock mode
Target: 48.000 Hz																				
48	6	1	4,000	384,000	384,000	0,00	5,00	64,000	0	0	64,000	61	6.193.548	48.387	0,806	3	48.000.000	0,000	48000	Fastbus
24	3	3	8,000	384,000	96,000	0,00	1,00	48,000	0	0	48,000	15	6.000.000	46.875	-2,344	1	48.000.000	0,000	48000	Fastbus
41	8	2	3,000	246,000	123,000	0,00	1,00	61,500	0	0	61,500	19	6.150.000	48.047	0,098				48000	fastbus
23	5	3	4,800	220,800	55,200	0,00	0,00	55,200	0	0	55,200	8	6.133.333	47.917	-0,174				48000	fastbus
Target: 44.100 Hz																				
48	6	1	4,000	384,000	384,000	0	5	64,000	0	0	64,000	67	5.647.059	44.118	0,040	3	48.000.000	0,000	44100	fastbus
24	3	3	8,000	384,000	96,000	0	1	48,000	0	0	48,000	16	5.647.059	44.118	0,040	1	48.000.000	0,000	44100	fastbus
47	10	2	2,400	225,600	112,800	0	1	56,400	0	0	56,400	19	5.640.000	44.063	-0,085				44100	fastbus
79	12	3	2,000	316,000	79,000	0	1	39,500	0	0	39,500	13	5.642.857	44.085	-0,034				44100	fastbus
47	10	3	2,400	225,600	56,400	0	1	28,200	0	0	28,200	9	5.640.000	44.063	-0,085				44100	fastbus
Target: 32.000 Hz																				
48	6	1	4,000	384,000	384,000	0	5	64,000	0	0	64,000	93	4.085.106	31.915	-0,266	3	48.000.000	0,000	32000	fastbus
24	3	3	8,000	384,000	96,000	0	1	48,000	0	0	48,000	22	4.173.913	32.609	1,902	1	48.000.000	0,000	32000	fastbus
41	6	3	4,000	328,000	82,000	0	1	41,000	0	0	41,000	19	4.100.000	32.031	0,098				32000	fastbus
31	7	3	3,429	212,571	53,143	0	1	26,571	0	0	26,571	12	4.087.912	31.937	-0,197				32000	fastbus
Target: 24.000 Hz																				
48	6	1	4,000	384,000	384,000	0	5	64,000	0	0	64,000	124	3.072.000	24.000	0,000	3	48.000.000	0,000	24000	fastbus
24	3	3	8,000	384,000	96,000	0	1	48,000	0	0	48,000	30	3.096.774	24.194	0,806	1	48.000.000	0,000	24000	fastbus
41	8	2	3,000	246,000	123,000	0	1	61,500	0	0	61,500	39	3.075.000	24.023	0,098				24000	fastbus
Target: 22.050 Hz																				
48	6	1	4,000	384,000	384,000	0	5	64,000	0	0	64,000	135	2.823.529	22.059	0,040	3	48.000.000	0,000	22050	fastbus
24	3	3	8,000	384,000	96,000	0	1	48,000	0	0	48,000	33	2.823.529	22.059	0,040	1	48.000.000	0,000	22050	fastbus
47	10	2	2,400	225,600	112,800	0	1	56,400	0	0	56,400	39	2.820.000	22.031	-0,085				22050	fastbus
Target: 16.000 Hz																				
48	6	1	4,000	384,000	384,000	0	5	64,000	0	0	64,000	187	2.042.553	15.957	-0,266	3	48.000.000	0,000	16000	fastbus
24	3	3	8,000	384,000	96,000	0	1	48,000	0	0	48,000	46	2.042.553	15.957	-0,266	1	48.000.000	0,000	16000	fastbus
41	6	3	4,000	328,000	82,000	0	1	41,000	0	0	41,000	39	2.050.000	16.016	0,098				16000	fastbus
Target: 12.000 Hz																				
48	6	1	4,000	384,000	384,000	0	5	64,000	0	0	64,000	249	1.536.000	12.000	0,000	3	48.000.000	0,000	12000	fastbus
24	3	3	8,000	384,000	96,000	0	1	48,000	0	0	48,000	62	1.523.810	11.905	-0,794	1	48.000.000	0,000	12000	fastbus
41	6	3	4,000	328,000	82,000	0	1	41,000	0	0	41,000	52	1.547.170	12.087	0,727				12000	fastbus
Target: 11.025 Hz																				
48	6	1	4,000	384,000	384,000	0	5	64,000	0	0	64,000	271	1.411.765	11.029	0,040	3	48.000.000	0,000	11025	fastbus
24	3	3	8,000	384,000	96,000	0	1	48,000	0	0	48,000	67	1.411.765	11.029	0,040	1	48.000.000	0,000	11025	fastbus
41	6	3	4,000	328,000	82,000	0	1	41,000	0	0	41,000	57	1.413.793	11.045	0,184				11025	fastbus
Target: 8.000 Hz																				
48	6	1	4,000	384,000	384,000	0	5	64,000	0	0	64,000	374	1.024.000	8.000	0,000	3	48.000.000	0,000	8000	fastbus
24	3	3	8,000	384,000	96,000	0	1	48,000	0	0	48,000	93	1.021.277	7.979	-0,266	1	48.000.000	0,000	8000	fastbus
41	6	3	4,000	328,000	82,000	0	1	41,000	0	0	41,000	79	1.025.000	8.008	0,098				8000	fastbus

6.4.16 CCU - Chip Control Unit

Following chapters describe the functions of the CCU.

Table 77 CCU Registers

Register Name	Base Address	Offset	Note
CCU_SRC	AS3527_CCU_BASE	0x0000	Software reset control register
CCU_SRL	AS3527_CCU_BASE	0x0004	Software reset lock register
CCU_MEMMAP	AS3527_CCU_BASE	0x0008	Memory map register
CCU_IO	AS3527_CCU_BASE	0x000C	IO configuration register
CCU_SCON	AS3527_CCU_BASE	0x0010	System configuration register
CCU_VERS	AS3527_CCU_BASE	0x0014	Chip version register
CCU_SPARE1	AS3527_CCU_BASE	0x0018	spare register 1 (for future use)
CCU_SPARE2	AS3527_CCU_BASE	0x001C	spare register 2 (for future use)

6.4.16.1 Reset Controller

- Generation of the internal reset: the external reset pin XRES is used to generate the internal global reset. This internal reset is synchronised to clk_main and the active reset time is enlarged. This is necessary to wait for the startup of the DC/DC converter and LDO's that are generating the supplies of the digital chip. The time assumed for this startup is 10 ms, therefore 2¹⁸ cycles of clk_main are counted before the internal reset is released. This mechanism is also used for the WATCHDOG reset.
- Softreset: for each module, the reset can also be generated by SW control. For this purpose, the SW can write to the software reset control register (CCU_SRC). To avoid unintended SW resets, the access to this control register is locked by the SW reset lock register (CCU_SRL). So the correct usage is:
 - write CCU_SRC
 - write CCU_SRL (magic number 0x1A720212) to CCU_LOCK to activate resets
 - write CCU_SRL (0x00000000) to deactivate resets

Table 78 Software Reset Control Register

Name		Base		Default
CCU_SRC		AS3527_CCU_BASE		0x00
Offset: 0x0000h		Software Reset Control Register		
		Writing a logic 1 to the single bits in the read/write register enables resets to each module.		
Bit	Bit Name	Default	Access	Bit Description
24	DBOP_EN	0	R/W	1: enable DBOP reset 0: disable DBOP reset
23	MBIST_EN	0	R/W	1: enable MBIST manager reset 0: disable MBIST manager reset
22	SPDIF_EN	0	R/W	1: enable SPDIF reset 0: disable SPDIF reset
21	TIMER_EN	0	R/W	1: enable timer module reset 0: disable timer module reset
20	SSP_EN	0	R/W	1: enable synchronous serial port reset 0: disable synchronous serial port reset
19	WDO_EN	0	R/W	1: enable watchdog timer module reset 0: disable watchdog timer module reset
18	IDE_EN	0	R/W	1: enable compact flash/IDE reset (except AHB part) 0: disable compact flash/IDE reset (except AHB part)
17	IDE_AHB_EN	0	R/W	1: enable compact flash/IDE's AHB interface reset 0: disable compact flash/IDE's AHB interface reset
16	UART_EN	0	R/W	1: enable UART interface reset 0: disable UART interface reset

Name		Base		Default
CCU_SRC		AS3527_CCU_BASE		0x00
Offset: 0x0000h		Software Reset Control Register		
		Writing a logic 1 to the single bits in the read/write register enables resets to each module.		
Bit	Bit Name	Default	Access	Bit Description
15	NAF_EN	0	R/W	1: enable NAND flash/Smart Media interface reset 0: disable NAND flash/Smart Media interface reset
14	SDMCI_EN	0	R/W	1: enable secure digital/multimedia interface reset 0: disable secure digital/multimedia interface reset
13	GPIO_EN	0	R/W	1: enable general purpose IO reset 0: disable general purpose IO reset
12	I2C_AUDIO_EN	0	R/W	1: enable audio I2C interface reset 0: disable audio I2C interface reset
11	I2C_EN	0	R/W	1: enable master/slave I2C interface reset 0: disable master/slave I2C interface reset
10	MMS_EN	0	R/W	1: enable memory stick interface reset 0: disable memory stick interface reset
9	I2SI_APB_EN	0	R/W	1: enable I2S input interface reset for APB part 0: disable I2S input interface reset for APB part
8	I2SO_APB_EN	0	R/W	1: enable I2S output interface reset for APB part 0: disable I2S output interface reset for APB part
7	USB_AHB_EN	0	R/W	1: enable USB AHB reset 0: disable USB AHB reset
6	USB_PHY_EN	0	R/W	1: enable USB PHY reset 0: disable USB PHY reset
5	DMAC_EN	0	R/W	1: enable DMA controller reset 0: disable DMA controller reset
4	VIC_EN	0	R/W	1: enable vectored interrupt cell reset 0: disable vectored interrupt cell reset
3	RAMC_EN	0	R/W	1: enable RAMC reset 0: disable RAMC reset
2	1TRAM_EN	0	R/W	1: enable 1TRAM reset 0: disable 1TRAM reset
1	MPMC_EN	0	R/W	1: enable external memory AHB reset 0: disable external memory AHB reset
0	BRIDGE_EN	0	R/W	1: enable bridge reset 0: disable bridge reset

Table 79 Software Reset Lock Register

Name		Base		Default
CCU_SRL		AS3527_CCU_BASE		0x00
Offset: 0x0004h		Software Reset Lock Register		
		Use of this register enables the software reset selected with Software Reset Control Register. Writing a value of 0x1A720212 will enable the selected reset; writing any other value will not enable software reset.		
Bit	Bit Name	Default	Access	Bit Description
0:31	software_reset_lock	0	R/W	0x1A720212: enables selected reset Other values: no effect

6.4.16.2 IO_PADRING functions

Within the IO_PADRING module all multiplexing for selecting alternative functions is implemented. The selection of active functions is chosen within the IO_configuration_register. Following table gives a description of the IO configurations:

Table 80 IO_PADRING Configurations

Name		Base		Default
CCU_IO		AS3527_CCU_BASE		0x00
Offset: 0x000Ch		IO Configuration Registers		
		With this read/write registers the functionality of IOs are controlled which provides several different functions		
Bit	Bit Name	Default	Access	Bit Description
8:7	naf_ce_sel[1:0]	0	R/W	these bits select which output is used for NAF ce_n. 0: naf_ce0_n 1: naf_ce1_n 2: naf_ce2_n 3: naf_ce3_n
6	pll_probe_en	0	R/W	test mode: 1: pll output clock is available at a GPIO Pin
5	ide_sel	0	R/W	1: the IDE input/output configuration is set
4	spi_flash_mode	0	R/W	SPI used in master mode: 1: pin SSP_FSSOUT always 0 0: pin SSP_FSSOUT generated by SSP hardware block SPI used in slave mode: spi_flash_mode has to be switched to 0
3:2	xpd_func_sel(1:0)	0	R/W	00: XPD works as general purpose IO 01: SD-MCI interface 10: the XPD[5:0] are configured to support MS, XPD[7:6] are general IO pins 11: reserved (XPD works as general IO)
1	i2c_ms_sel	0	R/W	1: the I2C master/slave IO configuration is set
0	uart_sel	0	R/W	1: the uart IO configuration is set

6.4.16.3 Other CCU functions

With the CCU_MEMMAP register, the remap(r/w) and int_boot_sel (read only) bits are accessible.

Table 81 Memory Map Register

Name		Base		Default
CCU_MEMMAP		AS3527_CCU_BASE		N/A
Offset: 0x0008h		Memory Map Register		
		With the register the remap(r/w) and int_boot_sel (r only) bits are accessible.		
Bit	Bit Name	Default	Access	Bit Description
1	INT_BOOT_SEL	external pin XPC[0]	R	Boot selection 1: internal ROM 0: external memory interface
0	REMAP	0	R/W	Defines memory mapping 1: RAM 0: ROM

If the INIT_BOOT_SEL is 0 (boot from external memory interface), following pins will be latched at startup to define the MPMC interface settings:

• mpmc_stcs1mw[0]	• mpmc_stcs1pb
• mpmc_stcs1pol	• mpmc_rel1config

6.4.16.4 Additional Chip Control Unit Registers

Table 82 System Configuration Register

Name		Base		Default
CCU_SCON		AS3527_CCU_BASE		0x00
Offset: 0x0010h		System Configuration Register		
This read/write register controls system parameters.				
Bit	Bit Name	Default	Access	Bit Description
0	priority_config	0	R/W	AHB master's priority configuration: 0: Configuration A (default) Highest priority: TIC (Test Interface Controller) – for production test only 2 nd highest priority: ARM922T 3 rd highest priority: DMA 4 th highest priority: USB lowest priority: IDE 1: Configuration B Highest priority: TIC (Test Interface Controller) – for production test only 2 nd highest priority: DMA 3 rd highest priority: USB 4 th highest priority: IDE lowest priority: ARM922T

Table 83 Chip Version Register

Name		Base		Default
CCU_VERS		AS3527_CCU_BASE		0x09
Offset: 0x0014h		Chip Version Register		
Version information can be read from this register.				
Bit	Bit Name	Default	Access	Bit Description
31:12	main_version_id(19:0)	0x2	R	main version ID
11:0	sub_version_id(11:0)	0x1	R	sub version ID

Table 84 Spare Register 1

Name		Base		Default
CCU_SPARE1		AS3527_CCU_BASE		0x00
Offset: 0x0018h		Metal ECO Spare Register		
This register implements 32bit spare FF's. Use for metal ECO redesign.				
Bit	Bit Name	Default	Access	Bit Description
31:9	spare	0x00	R/W	spare bits to be used for metal ECO redesign if SET
8	dma_sreq_SSPRX_off	0x00	R/W	disabledDMA single request of SSPRX module if SET
7	dma_sreq_SSPTX_off	0x00	R/W	disable DMA single request of SSPTX module if SET
6	dma_sreq_DBOP_off	0x00	R/W	disable DMA single request of DBOP module if SET
5	dma_sreq_I2Sin_off	0x00	R/W	disable DMA single request of I2Sin module if SET
4	dma_sreq_I2Sout_off	0x00	R/W	disable DMA single request of I2Sout module if SET
3:2	spare	0x00	R/W	spare bits to be used for metal ECO redesign if SET
1:0	mpmc_clk_inv	0x00	R/W	spare bits used to invert output clocks mpmc_clk(1:0) if SET

Table 85 Spare Register 2

Name		Base		Default
CCU_SPARE2		AS3527_CCU_BASE		0x00
Offset: 0x001Ch		Metal ECO Spare Register		
This register implements 32bit spare FF's. Use for metal ECO redesign.				
Bit	Bit Name	Default	Access	Bit Description
31:3	spare	0x00	R/W	spare bits to be used for metal ECO redesign if SET
2:0	bist_idle_cycle_ctrl	0x00	R/W	internal RAM refresh cycle control bits of BIST_MGR module 000: idle every 32nd cycle (default) 100: idle every 16th cycle 110: idle every 8th cycle 111: idle every 4th cycle

6.5 AFE Audio Functions


6.5.1 Audio Line Inputs (2x)

6.5.1.1 General


The chip features includes two identical line inputs. The blocks can work in mono differential, 2x mono single ended or in stereo single ended mode.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each and MUTE. The gain can be set from -34.5dB to +12dB. The stage is set to mute by default. If the line input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.


Figure 42 Line Inputs



Stereo Mode



Mono Single Ended Mode



Mono Differential Mode

6.5.1.2 Parameter

Table 86 Line Input Parameter

Symbol	Parameter	Min	Typ	Max	Unit	Note
V _{LIN}	Input Signal Level		1.0		V _{PEAK}	Pls observe gain settings. Max. peak levels at any node within the circuit shall not exceed AVDD
R _{LIN}	Input Impedance		20-100		kΩ	depending on gain setting
Δ _{R_{LIN}}	Input Impedance Tolerance		±15		%	
C _{LIN}	Input Capacitance		5		pF	
A _{LIN}	Programmable Gain	-34.5		+12	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain steps
	Gain Step Accuracy		±0.25		dB	
A _{LINMUTE}	Mute Attenuation		100		dB	

BVDD = 3.3V, T_A = 25°C, fs=48kHz unless otherwise mentioned

6.5.1.3 Register Description

Table 87 Line Input Related Register

Name	Base	Offset	Description
LINE_IN1_R	2-wire serial	0Ah	Right Line Input 1 settings
LINE_IN1_L	2-wire serial	0Bh	Left Line Input 1 settings
LINE_IN2_R	2-wire serial	0Ch	Right Line Input 2 settings
LINE_IN2_L	2-wire serial	0Dh	Left Line Input 2 settings
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input


Line Inputs have to be enabled in register 14h first before other settings in register 0Ah to 0Dh can be programmed.

6.5.2 Microphone Inputs (2x)

6.5.2.1 General

The AFE offers two microphone inputs and 2 low noise microphone voltage supply (microphone bias), voice activation, microphone connect detection and push button remote control.

Figure 43 Microphone Input



Microphone Pre-amplifier and Gain Stage

6.5.2.2 Gain Stage & Limiter

The integrated pre-amplifier allows 3 preset gain settings. There is also a limiter which attenuates high input signals from e.g. electret microphones signal to 1Vp. The AGC has 15 steps with a dynamic range of about 29dB. The AGC is ON by default but can be disabled by a microphone register bit.

Apart from the microphone pre-amplifier the microphone input signal can further be amplified with 32 @1.5dB programmable logarithmic gain steps and MUTE. All gains and MUTE are independently programmable. The gain can be set from -40.5dB to +6dB.

The stage is set to mute by default. If the microphone input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

6.5.2.3 Supply & Detection

Each microphone input generates a supply voltage of 1.5V above HPHCM. The supply is designed for $\leq 2\text{mA}$ and has a 10mA current limit. In OFF mode the MICS terminal is pulled to AVDD with 30kOhm. A current of typically 50uA generates an interrupt to inform the CPU, that a circuit is connected. When using HPCM as headset ground the HP-stage gives the interrupt. After enabling the HP-stage through the CPU the microphone detection interrupt will follow.

When using the MICxS terminals as ADC-10 input to monitor external voltages the 30kOhm pull-up can be disabled.

6.5.2.4 Remote Control

Fast changes of the supply current of typically 500uA are detected as a remote button press, and an interrupt is generated. Then the CPU can start the measurement of the microphone supply current with the internal 10-bit ADC to distinguish which button was pressed. As the current measurement is done via an internal resistor, only two buttons generating a current of about 0.5mA and 1mA can be detected. With this 1mA as microphone bias is still available.

6.5.2.5 Voice Activation

Further a built-in voice activation comparator can actuate an interrupt if microphone input voltage of about 5mVRMS is detected.

6.5.2.6 Parameter

Table 88 Microphone Inputs Parameter

Symbol	Parameter	Min	Typ	Max	Unit	Note
V _{MICIN0}	Input Signal Level		40		mV _{PEAK}	A _{MICPRE} = 28dB; A _{MIC} = 0dB
V _{MICIN1}			20		mV _{PEAK}	A _{MICPRE} = 34dB; A _{MIC} = 0dB
V _{MICIN2}			10		mV _{PEAK}	A _{MICPRE} = 40dB; A _{MIC} = 0dB
R _{MICIN}	Input Impedance		15		kΩ	MICP, MICN to AGND
Δ _{MICIN}	Input Impedance Tolerance		±15		%	
C _{MICIN}	Input Capacitance		5		pF	
A _{MICPRE}	Microphone Preamplifier Gain		28		dB	Preamplifier has 3 selectable (fixed) gain settings
			34		dB	
			40		dB	
A _{MIC}	Programmable Gain	-40.5		+6	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain steps
	Gain Step Precision		±0.25		dB	
V _{MICLIMIT}	Limiter Activation Level		1		V _{PEAK}	
A _{MICLIMIT}	Limiter Gain Overdrive		15*2		dB	
t _{ATTACK}	Limiter Attack Time		50		μs/6dB	
t _{DECAY}	Limiter Decay Time		120		ms/6dB	
A _{MICMUTE}	Mute Attenuation		100		dB	
V _{MICSUP}	Microphone Supply Voltage		2.9		V	
I _{MICMAX}	Max. Microphone Supply Current		10		mA	microphones nominally need a bias current of 0.5mA-1mA
V _{NOISE}	Microphone Supply Voltage Noise		5		μV	
I _{MICDET}	Microphone Detection Current		50		μA	
I _{REMDT}	Max. Remote Detection Current		500		μA	

BVDD = 3.3V, T_A = 25°C unless otherwise mentioned

6.5.2.7 Register Description

Table 89 Microphone Related Register

Name	Base	Offset	Description
MIC1_R	2-wire serial	06h	Right Microphone Input 1 volume settings, AGC control
MIC1_L	2-wire serial	07h	Left Microphone Input 1 volume settings, MIC 1 supply control
MIC2_R	2-wire serial	08h	Right Microphone Input 2 volume settings, AGC control
MIC2_L	2-wire serial	09h	Left Microphone Input 2 volume settings, MIC 2 supply control
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input
IRQ_ENRD_1	2-wire serial	24h	Interrupt settings for microphone voice activation
IRQ_ENRD_3	2-wire serial	26h	Interrupt settings for microphone detection
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for remote button press detection

Microphone inputs have to be enabled in register 14h first before other settings in register 06h to 09h can be programmed.

6.5.3 Audio Line Outputs (2x)

6.5.3.1 General


The line outputs are designed to provide the audio signal with typical $1V_{PEAK}$ at a load of minimum $10k\Omega$, which is a minimum value for line inputs. If the limiters (N20/N21) are deactivated the peak output voltage is $1.45V_{PEAK}$. The load however can decrease to 64Ω . In addition these line output can be configured as mono differential to drive $1V_{PEAK}$ @ 32Ω load (e.g. an earpiece of a mobile phone).

This output stage has an independent gain regulation for left and right channel with 32 steps @ $1.5dB$ each. The gain can be set from $-40.5dB$ to $+6dB$. A zero cross detection allows to control the actual execution of new gain settings.

If the line output is not enabled, the volume settings are set to their default values. Changing of volume and mute control can only be done after enabling the output.

If using the output in mono differential mode, the volume setting for the right channel should be set to $0dB$.

Figure 44 Line Output



Stereo Mode

Mono Differential Mode (please observe that gain of right channel amplifier has to best to $0dB$)

6.5.3.2 Parameter

Table 90 Line Output Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Note
R_{L_LO}	Load Impedance (Stereo Mode)	64			Ω	line inputs nominally have $10k\Omega$
C_{L_LO}	Load Capacitance (Stereo Mode)			100	pF	
A_{LO}	Programmable Gain	-40.5		+6	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain steps
	Gain Step Accuracy		± 0.25		dB	
A_{LOMUTE}	Mute Attenuation		100		dB	

$BVDD = 3.3V$, $T_A = 25^\circ C$ unless otherwise mentioned

6.5.3.3 Register Description

Table 91 Line Output Related Register

Name	Base	Offset	Description
LINE_OUT1_R	2-wire serial	00h	Right Line Output 1 volume settings, MUX control
LINE_OUT1_L	2-wire serial	01h	Left Line Output 1 volume settings
LINE_OUT2_R	2-wire serial	04h	Right Line Output 2 volume settings, MUX control
LINE_OUT2_L	2-wire serial	05h	Left Line Output 2 volume settings
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input

Line output have to be enabled in register 14h first before other settings in register 00h and 01h can be programmed.


6.5.4 Headphone Output

6.5.4.1 General

The headphone output is designed to provide the audio signal with 2x40mW @ 16Ω or 2x20mW @32Ω, which are typical values for headphones. If the limiters (N20/N21) are disabled a maximum output of 2x60mW@16Ω or 2x30mW@32Ω can be achieved.

This output stage has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from -43.43dB to +1.07dB. A zero cross detection allows to control the actual execution of new gain settings.

Figure 45 Headphone Output



Headphones connected via decoupling capacitors

Headphones connected to Phantom Ground (Common Mode)

6.5.4.2 Phantom Ground

There are 2 ways to connect a headphone to the AFE. In order to spare the bulky ac/dc decoupling capacitors at pins HPR/HPL a buffered ground (Phantom Ground) is provided. This Common Mode Buffer needs to be switched on if utilized. If form factor considerations are less stringent, the headphones can be conventionally connected via 2x100μF capacitors.


6.5.4.3 No-Pop Function

The output is automatically set to mute when the output stage is disabled.

To avoid Pop-Click noise during power-up and shut-down of the headphone amplifier, a charge/discharge control of HPGND (0V-1.45V-0V) at pins HPR/HPL is incorporated into the AFE. The 100nF capacitor at pin HPGND is used to form the charge/discharge slope. Pls observe that pin HPGND is a high impedance node which must not be connected to any other external device than the 100nF buffer capacitor. To avoid Pop-Click noise one has to wait for 150ms in between a power-down (switch-off) and a power-up (switch-on) of the headphone amplifier.

The output is automatically set to mute when the output stage is disabled.

Figure 46 HP POP-Click Suppression



6.5.4.4 Over-current Protection

The headphone amplifier has an over-current protection (e.g. HPR/HPL is shorted). This over-current protection will power the headphone amplifier down for a programmable timeout period (512ms, 256ms, 128ms). The current threshold is at 150mA for HPR/HPL and 300mA for HPCM. There is a corresponding interrupt available to be enabled.

6.5.4.5 Headphone Detection

When the headphone amplifier is powered down, one can detect the connection of a headset. It only work if the headset is connected between pins HPR/HPL and HPCM. As long as the headphone amplifier is powered down, HPCM is biased to 150mV and acting as the sense pin. There is a corresponding interrupt available to be enabled.

6.5.4.6 Power Save Options

To save power, especially when driving 32 Ohm loads, a reduction of the bias current can be selected. Together with switching off the phantom ground this gives 4 possible operating modes.

Table 92 Headphone Power-Save Options

HPCM_OFF	IBR_HPH	IDD_HPH (typ.)	Load
0	0	2.2mA	16 Ohm
1	0	1.5mA	16 Ohm
0	1	1.5mA	32 Ohm
1	1	1.0mA	32 Ohm

BVDD = 3.3V, TA= 25°C unless otherwise mentioned

6.5.4.7 Parameter

Table 93 Power Amplifier Block Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Note
R _{L_HP}	Load Impedance	16			Ω	stereo mode
C _{L_LO}	Load Capacitance			100	pF	stereo mode
P _{HP}	Nominal Output Power		40mW 20mW			RL=16Ω, limiter enabled RL=32Ω, limiter enabled
P _{HP_MAX}	Max. Output Power		60mW 30mW			RL=16Ω RL=32Ω
A _{LO}	Programmable Gain	-45.5		+1	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain steps
	Gain Step Accuracy		±0.25		dB	
	Over current limit		150 300		mA mA	HPR/HPL pins HPCM pin
P _{SRRHP}	Power Supply Rejection Ratio		90		dB	200Hz-20kHz, 720mVpp, RL=16Ω
A _{LOMUTE}	Mute Attenuation		100		dB	

BVDD = 3.3V, T_A = 25°C unless otherwise mentioned

6.5.4.8 Register Description

Table 94 Headphone Related Register

Name	Base	Offset	Description
HPH_OUT_R	2-wire serial	02h	Right HP Output volume and over-current settings
HPH_OUT_L	2-wire serial	03h	Left HP Output volume settings, enable and detection control
AudioSet_3	2-wire serial	16h	Power save options, common mode buffer
IRQ_ENRD_3	2-wire serial	26h	Interrupt settings for over current and HP detection

6.5.5 DAC, ADC and I2S Digital Audio Interface

6.5.5.1 Input

The AFE receives serialized audio data for the DAC via pin SDI. The output of the DAC is fed through a volume control to the mixer stage and to the multiplexers of line output and headphone amplifiers.

This serialized audio data is a digital audio data stream with the left and the right audio channels multiplexed into one bit-stream. Via pin LRCLK the alignment clock is input to the DAC digital filters. LRCLK (Left Right Clock) indicates whether the serial bit-stream received via pin SDI, represents right channel or left channel audio data. Via pin SCLK the bit clock for the serial bit-stream is signalled. SDI and LRCLK are synchronous with SCLK. SDI is an inputs; LRCLK and SCLK are either inputs or outputs depending on the master/slave operation mode. SDO is not used.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from -40.5dB to +6dB. The stage is set to mute by default. If the DAC input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

6.5.5.2 Output

This block consists of an audio multiplexer where the signal, which should be recorded, can be selected. The output is then fed through a volume control to the 20 bit ADC. The digital output is done via an I2S interface.

The AFE sends serialized audio data from the ADC via pin SDO. This serialized audio data is a digital audio data stream with the left and the right audio channels multiplexed into one bit-stream. Via pin LRCLK the alignment clock is signalled to the connected devices (e.g. CPU). LRCLK (Left Right Clock) indicates whether the serial bit-stream sent via pin SDI, presents right channel or left channel audio data. Via pin SCLK the bit clock for the serial bit-stream is signalled. SDO and LRCLK are synchronous with SCLK. SDO is an output; LRCLK and SCLK are either inputs or outputs depending on the master/slave operation mode. SDI is not used.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from -34.5dB to +12dB. The stage is set to mute by default. If the ADC output is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.


The I2S output uses the same clocks as the I2S input. The sampling rate therefore depends also on the input sampling rate.

6.5.5.3 I2S Modes

The AFE is operated in slave mode. In Slave Mode the PLL generates the master clock based on LRCLK. Thus the PLL needs to be preset to the expected sampling frequency. The ranges are 8kS-12kS (8kHz-12kHz) and 16kS-48kS (16kHz-48kHz). Please refer to register 0x1Dh.

In Slave Mode the PLL generates the master clock based on LRCLK. Thus the PLL needs to be preset to the expected sampling frequency. The ranges are 8kS-12kS (8kHz-12kHz) and 16kS-48kS (16kHz-48kHz). Please refer to register 0x1Dh.

Table 95 I2S Mode



Slave Mode, internal PLL of the AFE generates MCLK

6.5.5.4 Power Save Options

The bias current of the DAC block can be reduced in three steps down to 50% to reduce the power consumption.

6.5.5.5 Clock Supervision

The digital audio interface automatically checks the LRCLK. An interrupt can be generated when the state of the LRCLK input changes. A bit in the interrupt register represents the actual state (present or not present) of the LRCLK.

6.5.5.6 Signal Description

The digital audio interface uses the standard I2S format:

- left justified
- MSB first
- one additional leading bit

The first 18 bits are taken for DAC conversion. The on-chip synchronization circuit allows any bit-count up to 32 bits. When there are less than 18 bits sampled, the data sample is completed with "0"s. In I2S direct mode the data length has to be minimum 18 bits.

The ADC output is always 20 bits. If more SCLK pulses are provided, only the first 20 will be significant. All following bits will be "0".

SCLK has not to be necessarily synchronous to LRCLK but the high going edge has to be separate from LRCLK edges. The LRCK signal has to be derived from a jitter-free clock source, because the on-chip PLL is generating a clock for the digital filter, which has to be always in correct phase lock condition to the external LRCLK.

Please observe that in slave mode LRCLK has to be activated before enabling the ADC.

6.5.5.7 Parameter

Figure 47 I2S Left Justified Mode




Figure 48 I2S Timing




Table 96

Audio Converter Parameter

Symbol	Parameter	Min	Typ	Max	Unit	Note
t _{SCLK}	SCLK Cycle Time	160			ns	
t _{SCLKH}	SCLK Pulse Width High	80			ns	
t _{SCLKL}	SCLK Pulse Width Low	80			ns	
T _{LRSU}	LRCLK Setup Time before SCLK rising edge	80			ns	
T _{LRHD}	LRCLK Hold Time after SCLK rising edge	80			ns	
t _{SDSU}	SDI setup time before SCLK rising edge	25			ns	
t _{SDHD}	SDI hold time after SCLK rising edge	25			ns	
t _{SDOD}	SDO Delay from SCLK falling edge			25	ns	
t _{JITTER}	Jitter of LRCLK	-20		20	ns	internal PLL generates MCLK from LRCLK

BVDD=3.3V, T_A=25°C, Slave Mode, f_s=48kHz, MCLK = 256*f_s, unless otherwise specified

6.5.5.8 Register Description

Table 97 Audio Converter Related Register

Name	Base	Offset	Description
DAC_R	2-wire serial	0Eh	DAC input volume settings
DAC_L	2-wire serial	0Fh	DAC input volume settings
ADC_R	2-wire serial	10h	ADC output volume settings, source multiplexer settings
ADC_L	2-wire serial	11h	ADC output volume settings
I2S	2-wire serial	1Dh	PLL settings
AudioSet_1	2-wire serial	14h	Enable/disable ADC
AudioSet_2	2-wire serial	15h	Enable/disable DAC and power save options
AudioSet_3	2-wire serial	16h	Enable/disable mixer input
IRQ_ENRD_1	2-wire serial	25h	Interrupt settings for LRCK changes

DAC and ADC have to be enabled in register 14h first before other settings in register 0Eh to 11h can be programmed.

6.5.6 Audio Output Mixer

6.5.6.1 General

The mixer stage sums up the audio signals of the following stages

Microphone Input 1 & 2 (stereo microphone)

Line Input 1

Line Input 2

Digital Audio Input (DAC)

The mixing ratios have to be with the volume registers of the corresponding input stages. Please be sure that the input signals of the mixer stage are not higher than 1V_p. If summing up several signals, each individual signal has of course to be accordingly lower. This shall insure that the output signal is also not higher than 1V_p to get a proper signal for the output amplifier.

This stage features an automatic gain control (AGC), which automatically avoids clipping.

6.5.6.2 Register Description

Audio Mixer Related Register

Name	Base	Offset	Description
AudioSet_1	2-wire serial	14h	Enable/disable mixer stage
AudioSet_2	2-wire serial	15h	Enable/disable AGC
AudioSet_3	2-wire serial	16h	Enable/disable DAC, MIC or Line Inputs to mixer stage

6.5.7 2-Wire-Serial Control Interface

6.5.7.1 General

There is an I2C slave block implemented to have access to 64 byte of setting information.

The I2C address is: Adr_Group8 - audio processors

8Ch_write

8Dh_read

6.5.7.2 Protocol

Table 98 I2C Symbol Definitions

Symbol	Definition	R/W (AS3517 Slave)	Note
S	Start condition after stop	R	1 bit
Sr	Repeated start	R	1 bit
DW	Device address for write	R	1000 1100b (8Ch)
DR	Device address for read	R	1000 1101b 8Dh)
WA	Word address	R	8 bit
A	Acknowledge	W	1 bit
N	No Acknowledge	R	1 bit
reg_data	Register data/write	R	8 bit
data (n)	Register data/read	W	8 bit
P	Stop condition	R	1 bit
WA++	Increment word address internally	R	During acknowledge
	AS3517 (=slave) receives data		
	AS3517 (=slave) transmits data		

Figure 49 Byte Write





Figure 50 Page Write




Byte Write and Page Write formats are used to write data to the slave.

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.

Figure 51 Random Read




Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.


In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure 52 Sequential Read



Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behaviour of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

Figure 53 Current Address Read



To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random Read, a single byte transfer is terminated with a not-acknowledge after the 1st register byte. Analogous to Sequential Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.

6.5.7.3 Parameter

Figure 54 I2C timing




Table 99 I2C Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit	Notes
V _{CSL}	CSCL, CSDA Low Input Level	0	-	0.87	V	(max 30% DVDD)
V _{CSH}	CSCL, CSDA High Input Level	2.03	-	5.5	V	CSCL, CSDA (min 70% DVDD)
HYST	CSCL, CSDA Input Hysteresis	200	450	800	mV	
V _{OL}	CSDA Low Output Level	-	-	0.4	V	at 3mA
T _{sp}	Spike insensitivity	50	100	-	ns	
T _H	Clock high time	500			ns	max. 400kHz clock speed
T _L	Clock low time	500			ns	max. 400kHz clock speed
T _{SU}		250	-	-	ns	CSDA has to change Tsetup before rising edge of CSCL
T _{HD}		0	-	-	ns	No hold time needed for CSDA relative to rising edge of CSCL
TS		200	-	-	ns	CSDA H hold time relative to CSDA edge for start/stop/rep_start
T _{PD}			50		ns	CSDA prop delay relative to lowgoing edge of CSCL

DVDD = 2.9V, T_{amb} = 25°C; unless otherwise specified

6.6 AFE Power Management Functions


6.6.1 Low Drop Out Regulators

6.6.1.1 General

These LDO's are designed to supply sensitive analogue circuits, audio devices, AD and DA converters, micro-controller and other peripheral devices. The design is optimised to deliver the best compromise between quiescent current and regulator performance for battery powered devices.

Stability is guaranteed with ceramic output capacitors of $1\mu\text{F} \pm 20\%$ (X5R) or $2.2\mu\text{F} +100/-50\%$ (Z5U). The low ESR of these caps ensures low output impedance at high frequencies. Regulation performance is excellent even under low dropout conditions, when the power transistor has to operate in linear mode. Power supply rejection is high enough to suppress high ripple on the battery at the output. The low noise performance allows direct connection of noise sensitive circuits without additional filtering networks. The low impedance of the power device enables the device to deliver up to 150mA even at nearly discharged batteries without any decrease of performance.

Figure 55 LDO Block Diagram



6.6.1.2 LDO1

This LDO generates the analog supply voltage used for the AFE itself.

Input voltage is BVDD

Output voltage is AVDD (typ. 2.9V)

Driver strength: 200mA

It is set to a fixed output voltage of 2.9V, $200\text{mA}_{\text{max}}$. It supplies the analog part of the AFE. Additional external loads are possible but must not exceed the supply ratings in total together with the operating internal blocks. Further the external load must not induce noise to the sensitive AVDD supply pin.

6.6.1.3 LDO2

This LDO generates the digital supply voltage used for the AFE itself.

Input Voltage is BVDD

Output Voltage is DVDD (typ. 2.9V)

Driver strength: 200mA

It is set to a fixed output voltage of 2.9V, $200\text{mA}_{\text{max}}$. It supplies the digital part of the AFE. Additional external loads are possible but must not exceed the supply ratings in total together with the operating internal blocks. Further the external load must not induce noise to the DVDD supply pin but is not as critical as AVDD.

6.6.1.4 LDO3 & LDO4

These LDO can used to generate the periphery voltage for the digital processor or other external components (e.g. ext. DAC, USB-PHY, SD-Cards, NAND-Flashes, FM-Tuner ...)

Input Voltage BVDD

Output Voltage is PVDD1 & PVDD2 (1.2 to 3.5V)

Default value at start-up is defined by VPROG1 and VPROG2 pins

Driver strength: 200mA

6.6.1.5 Parameter


Table 100 LDOs Block Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Notes
R _{ON}	On resistance			1	Ω	
PSRR	Power supply rejection ratio		70		dB	f=1kHz
			40		dB	f=100kHz
I _{OFF}	Shut down current			100	nA	
I _{VDD}	Supply current			50	μA	without load
Noise	Output noise			50	μV _{rms}	10Hz < f < 100kHz
t _{start}	Startup time			200	μs	
V _{out_tol}	Output voltage tolerance	-50		50	mV	
V _{LineReg}	Line regulation		<1		mV	LDO1, Static
			<10		mV	LDO1, Transient; Slope: t _r =10μs
V _{LoadReg}	Load regulation		<1		mV	LDO1, Static
			<10		mV	LDO1, Transient; Slope: t _r =10μs
I _{LIMIT}	Current limitation		400		mA	LDO1, LDO2, LDO3, LDO4

BVDD=4V; I_{LOAD}=150mA; T_{amb}=25°C; C_{LOAD}=2.2μF (Ceramic); unless otherwise specified


Figure 56 Typical Performance Characteristics

Load regulation




transient load: 1mA – 100mA
slope: 1μs

Output noise




Output load: 150mA

Load Regulation



output load: 10mA
transient input voltage ripple: 500mV

Load Regulation



output load: 150mA
transient input voltage ripple: 500mV

6.6.1.6 Register Description

Table 101 LDO Related Register

Name	Base	Offset	Description
PMU PVDD1	2-wire serial	17h-1	PVDD1 (LDO3) control and voltage settings
PMU PVDD2	2-wire serial	17h-2	PVDD2 (LDO4) control and voltage settings
PMU ENABLE	2-wire serial	18h	Enables writings to extended registers 17h-1, 17h-2

6.6.2 DCDC Step-Down Converter (3x)

6.6.2.1 General

These converters are meant to convert the battery voltage down to voltages which fit to the core and peripheral supply voltage requirements for microprocessors.

Input Voltage BVDDC1, BVDDC2 & BVDDC3 (usually connected to the battery)


Output Voltage CVDD1, CVDD2 & CVDD3

output voltage levels can be programmed independently from 0.65V to 3.4V

the default value at start-up is defined by VPROG1 and VPROG2 pins

driver strength 250mA (500mA for DCDC 3)

Figure 57 DCDC Step-Down Block Diagram



6.6.2.2 Functional Description


The step-down converter is a high efficiency fixed frequency current mode regulator. By using low resistance internal PMOS and NMOS switches efficiency up to 97% can be achieved. The fast switching frequency allows using small inductors, without increasing the current ripple. The unique feedback and regulation circuit guarantees optimum load and line regulation over the whole output voltage range, up to an output current of 250mA, with an output capacitor of only 10µF. The implemented current limitation protects the DCDC and the coil during overload condition.

To achieve optimised performance in different applications, adjustable settings allow to compromise between high efficiency and low input, output ripple:

Low ripple, low noise operation:

In this mode there is no minimum coil current necessary before switching off the PMOS. As result, the ON time of the PMOS will be reduced down to t_{min_on} at no or light load conditions, even if the coil current is very small or the coil current is inverted. This results in a very low ripple and noise, but decreased efficiency, at light loads, especially at low input to output voltage differences. Especially in the case of an inverted coil current the regulator will not operate in pulse skip mode.

Figure 58 –DCDC buck with disabled current force / pulse skip mode




1: LXC1 voltage, 2:coil current (1mV=1mA) 3: output voltage

High efficiency operation:

In this mode there is a minimum coil current necessary before switching off the PMOS. As result, fewer pulses at low output loads are necessary, and therefore the efficiency at low output load is increased. On the other hand the output voltage ripple increases, and the noisy pulse skip operation is on up to a higher output current.

Figure 59 –DCDC buck with enabled current force / pulse skip mode



1: LXC1 voltage, 2:coil current (1mV=1mA) 3: output voltage

It's also possible to switch between these two modes dynamically during operation:

100% PMOS ON mode for low dropout regulation:

For low input to output voltage difference the DCDC converter can use 100% duty cycle for the PMOS transistor, which is than in LDO mode. This feature is enabled if the output voltage drops by more than 4%.



6.6.2.3 Parameter






Table 102 DCDC Buck Typical Performance Parameter

Symbol	Parameter	Min	Typ	Max	Unit	Notes
V_{IN}	Input voltage	3.0		5.5	V	BVDD
V_{OUT}	Regulated output voltage	0.65		3.4	V	
V_{OUT_tol}	Output voltage tolerance	-50		50	mV	
I_{LOAD}	Maximum Load current		250		mA	DCDC 1&2
			500		mA	DCDC 3
I_{LIMIT}	Current limit		450		mA	DCDC 1&2
			800		mA	DCDC 3
R_{PSW}	P-Switch ON resistance		0.5	0.7	Ω	BVDD=3.0V; DCDC 1&2
			0.34	0.5	Ω	BVDD=3.0V; DCDC 3
R_{NSW}	N-Switch ON resistance		0.5	0.7	Ω	BVDD=3.0V; DCDC 1&2
			0.37	0.5	Ω	BVDD=3.0V; DCDC 3
f_{sw}	Switching frequency		1.2		MHz	
C_{out}	Output capacitor		10		μ F	Ceramic, +/- 10% tolerance
L_X	Inductor	3.3		4.7	μ H	+/- 10% tolerance
η_{eff}	Efficiency		92.5		%	$I_{out}=100mA, V_{out}=1.8V$
I_{VDD}	Current consumption		220		μ A	Operating current without load
			100			Low power mode current
			0.1			Shutdown current
t_{MIN_ON}	Minimum on time		80		ns	
t_{MIN_OFF}	Minimum off time		40		ns	
$V_{LineReg}$	Line regulation		tbd		mV	Static
			tbd			Transient; Slope: $t_r=10\mu s$
$V_{LoadReg}$	Load regulation		tbd		mV	Static
			tbd			Transient; Slope: $t_r=10\mu s$

BVDD=3.6V; $T_{amb}=25^\circ C$; unless otherwise specified

Figure 60 DCDC Step-down Performance Characteristics





6.6.2.4 Register Description

Table 103 DCDC Buck Related Register


Name	Base	Offset	Description
PMU CVDD1	2-wire serial	17h-3	CVDD1 (DCDC1) control and voltage settings
PMU CVDD2	2-wire serial	17h-4	CVDD2 (DCDC2) control and voltage settings
PMU CVDD3	2-wire serial	17h-5	CVDD2 (DCDC2) control and voltage settings
PMU ENABLE	2-wire serial	18h	Enables writings to extended registers 17h-3, 17h-4

6.6.3 Charger

6.6.3.1 General

This block can be used to charge a 4V Li-Io accumulator. It supports constant current and constant voltage charging modes with adjustable charging currents (50 to 400mA) and maximum charging voltage (3.9 to 4.25V).

Figure 61 Charger States



6.6.3.2 Trickle Charge

If the battery voltage is below 3V, the charger goes automatically in trickle charge mode with 50mA charging current and 3.9V endpoint voltage. In this mode charging current and voltage are not precise, but provide a charger function also for deep discharged batteries. The temperature supervision is not enabled in trickle charge mode.

As soon as the battery reaches 2.9V the AFE switches on and starts-up the regulators with the power-up sequence selected by pins VPRG1. Afterwards the CPU can set the modes and the charging currents via the 2-wire serial interface.

If the battery (CHGOUT) voltage is below 2.9V the charging current cannot be set higher than 50mA, also when using a battery separation circuit to supply the AFE (BVDD) from USB or another voltage source.

6.6.3.3 Temperature Supervision

This charger block also features a 15uA supply for an external 100k NTC resistor to measure the battery temperature while charging. If the temperature is too high (>45°C), an interrupt can be generated. If the battery temperature drops below 42°C the charger will start charging again. The temperature supervision is not enabled in trickle charge mode.

If the NTC resistor does not have 100kΩ its value can be corrected with a resistor in series or in parallel.

6.6.3.4 Parameter

Table 104 Charger Parameter

Symbol	Parameter	Min	Typ	Max	Unit	Notes
I _{CHG_trick}	Charging Current (trickle charge)	37	68	111	mA	BVDD ≤ 3V, CHGIN = 5.5V
		17	32	55	mA	BVDD ≤ 3V, CHGIN = 4.0V
V _{CHG_trick}	Charger Endpoint Voltage (trickle charge)	0.70* CHGIN	0.72* CHGIN	0.74* CHGIN	V	BVDD ≤ 3V, CHGIN = 4.4V
I _{CHG (0-7)}	Charging Current	I _{NOM} -20%	I _{NOM}	I _{NOM} +20%	mA	BVDD > 3V
V _{CHG (0-7)}	Charging Voltage	V _{NOM} -50mV	V _{NOM}	V _{NOM} +30mV	V	BVDD > 3V, end of charge is true
V _{ON_ABS}	Charger On Voltage IRQ		3.1	4.0	V	BVDD = 3V
V _{ON_REL}	Charger On Voltage IRQ		170	240	mV	CHGIN-CHGOUT
V _{OFF_REL}	Charger Off Voltage IRQ	40	77		mV	CHGIN-CHGOUT
V _{BATEMP_ON}	Battery Temp. high level (45°C)		610		mV	BVDD > 3V
V _{BATEMP_OFF}	Battery Temp. low level (42°C)		700		mV	BVDD > 3V
I _{CHG_OFF}	End Of Charge current level	5% I _{NOM}	10% I _{NOM}	15% I _{NOM}	mA	BVDD > 3V
I _{REV_OFF}	Reverse current shut down		<1		uA	BVDD = 5V, CHGIN open


BVDD=3.6V; T_{amb}=25°C; unless otherwise specified

6.6.3.5 Register Description

Table 105 Charger Related Register

Name	Base	Offset	Description
CHARGER	2-wire serial	22h	Charger voltage, current and temp. supervision control
IRQ_ENRD_2	2-wire serial	25h	Enable/disable EOC and battery over-temperature interrupt Read out charger status

Figure 63 15V Step-Up Performance Characteristics



6.6.4.3 Register Description

Table 107 Charger Related Register

Name	Base	Offset	Description
DCDC15	2-wire serial	1Bh	DCDC15 current and dimming control

6.6.5 USB VBUS Supply

The VBUS voltage converter consists out of a charge pump and a DCDC converter. These 2 blocks share common pins. The charge pump (CP) and is used as USB-OTG (on the go) supply (5V/10mA) and the DCDC step-up converter provides the USB-HOST supply (5V /500mA). Depending on the external configuration either CP mode or DCDC mode is selected. Be aware that only one block can be used in one application. The following description shows how each block operates and how the circuit should be configured.

Additional the USB VBUS generation block features a VBUS comparator to detect different VBUS levels thus complies to SRP (session request protocol) and HNP (host negotiation protocol).


6.6.5.1 VBUS DCDC (USB Host Supply)

With the pin USBH_CSP connected to the battery voltage the mode USB-HOST mode is selected. This means the DCDC converter supplies 5V and up to 500mA.

For device safety an external PMOS switch is necessary in the case of a short-circuit condition on the VBUS pin. With this PMOS the device can shut off the path between battery and output. During start-up the PMOS switch will be opened very slowly by discharging his gate with a small current sink. Depending on the value of the Gate-Source Capacitance and the start-up time, different current values for the current sink can be programmed.

During start-up the DCDC also monitors the current over the sense resistor. If the current limit will be reached during start-up the DCDC will generate an interrupt signal after 5.3usec de-bounce time. If this over-current condition is still present after 85µs the DCDC converter will be shut off by resetting its register. During normal operation an over-current will invoke an interrupt.


Figure 64 VBUS DCDC Block Diagram



6.6.5.2 VBUS Charge Pump (USB OTG Supply)

With the pin USBH_CSN and USBH_CSP connected to ground the USB-OTG mode is selected. In this mode the charge pump supplies 5V and 10mA. The charge pump uses the QLDO2 voltage as input and doubles its voltage with the help of the flying capacitor between CP_CP and CN_GEXT to its output VBUS. If the pulse skip bit is set in the related register, the charge pump switches to pulse skip mode for improved efficiency. Enabled pulse skip mode, however, compromises with a higher output voltage ripple.

Figure 65 VBUS CP Block Diagram




6.6.5.3 Parameter

Table 108 VBUS Generation Parameter

Symbol	Parameter	Min	Typ	Max	Unit	Note
CP Mode						
I _{CP} OUT	Output Current	0.0		30.0	mA	
V _{CP} OUT	Output Voltage	5.0	5.2	5.6	V	
F _{IN}	Switching frequency		375		kHz	
C _{FLY}	External flying capacitor	100	330	470	nF	ceramic, low ESR capacitor between CP_CP and CN_GEXT
C _{STORE}	External storage capacitor	1	2.2		uF	ceramic, low ESR capacitor between VBUS and VSS
DCDC Mode						
I _{VDD}	Quiescent Current		140		μA	Pulse Skipping mode
V _{Rsense_max}	Current Limit at R _{sense}		100		mV	e.g.: 0.65A for 0.15 Ohm sense resistor
I _{LOAD}	Load Current	0		500	mA	@ 5V output voltage
f _{IN}	Fixed Switching Frequency		750		KHz	
t _{MIN_ON}	Minimum On-Time		130		ns	
MDC	Maximum Duty Cycle		91		%	
C _{OUT}	Output Capacitor		4.7		μF	Ceramic, +/-20%
L	Inductor		10		μH	Use inductors with small C _{PARASITIC} (<100pF) for high efficiency
N _{SW}	NMOS switch					ON-resistance of external switching transistor max. 1Ω
P _{SW}	PMOS switch					ON-resistance of external PMOS transistor as low as possible, because of efficiency
R _{sense}	Current Limit Sense Resistor		150		mΩ	e.g.: 0.65A for 0.15 Ohm sense resistor

BVDD=3.3V, TA=25°C, unless otherwise specified

Figure 66 15V Step-Up Performance Characteristics



6.6.5.4 Register Description

Table 109 USB VBUS Related Registers

Name	Base	Offset	Description
PMU VBUS	2-wire serial	1Ah	DCDC and CP control, VBUS comparator settings

6.7 AFE SYSTEM Functions

6.7.1 SYSTEM

6.7.1.1 General

The system block handles the power up, power down and regulator voltage settings of the AFE.

6.7.1.2 Power Up Conditions

The chip powers up when one of the following conditions is true:

High signal on the PWR_UP pin (>80ms, >1V & >1/3 BVDD)

Rising edge on the VBUS pin (USB plug in: >80ms, BVDD>3V, VBUS>4.5V)

Rising edge on the CHGIN pin (charger plug in: >80ms, BVDD>3V, CHGIN>4.0V)

Rising edge on the RTCSUP and consequently on RVDD pin (RTCSUP > 1.35V, BVDD >3V)

RTC wake-up: The auto wake-up timer is internally connected to the Power-up and Hibernation Control block.

To hold the chip in power up mode the PWR_HOLD bit in the SYSTEM register (0x20h) is set.

6.7.1.3 Power Down Conditions

The chip automatically shuts off if one of the following conditions arises:

Clearing the PWR_HOLD bit in SYSTEM register (0x20h)

I2C watchdog power down (no serial reading for >1s, has to be enabled)

Heartbeat watchdog via pin HBT (no watchdog reset via HBT pin for > 500ms, has to be enabled)

Please note, that when using power-up sequence 16 to 25 no power down is performed but a reset pulse (86us typ, 60us min) will be performed.

BVDD drops below the minimum threshold voltage (<2.7V)

LDO or step down converter output voltage drop below a programmable level (has to be enabled)

Junction temperature reaches maximum threshold, set in SUPERVISOR register (0x24h)

High signal on the PWR_UP pin for more than (>5.4s, >1V & >1/3 BVDD).

With setting SD_TIME bit in register 24h the time can be doubled.

6.7.1.4 Start-up Sequence

The AFE offers 5 different power-up sequences. The specific start-up sequence can be selected via VPRG1 pin. These pin detects 5 logical input states which shall come from an external resistor divider network.

At first, LDO1 (AVDD) and LDO2 (DVDD) is powering up. This cannot be influenced with the selection of specific sequences below. LDO1 and LDO2 are necessary for the internal supply of the AFE.

After power-up sequence selected by pin VPRG1, all voltage settings and power on/off conditions of the described regulators can be programmed via the serial interface.


Table 110 Start-up Modes

#	VPRG1	DCDC1		DCDC2		DCDC3		DCDC4		DCDC15		LDO3		LDO4		XRES/ PWGD	
		CVDD1	CVDD2	CVDD3	VBUS	VLED	PVDD1	PVDD2									
1	open	1,2V	3rd	3,3V	2nd	3,3V	1st		x		x		x		x	4th	8th
2	vdd	1,2V	3rd	2,5V	2nd	3,3V	1st		x		x		x		x	4th	8th
3	150k-vdd	1,2V	3rd	2,5V	2nd		x		x		x	3,3V	1st		x	4th	8th
4	150k-vss	1,2V	3rd	1,8V	2nd		x		x		x	3,3V	1st		x	4th	8th
5	vss	1,2V	3rd		x		x		x		x	3,3V	1st	2,5V	2nd	4th	8th

*... in Special Mode the XRES is going High 85us (min 60us) after PwrUp key is released

x ... means that this regulator is not started with the start-up sequencer but has to be turned on by the 2-wire serial interface when needed.

Figure 67 Power Up Timing



6.7.1.5 Register Description

Table 111 System Related Register

Name	Base	Offset	Description
SYSTEM	2-wire serial	20h	Watchdog and Over-temperature control, Power down enable
IRQ_ENRD_1	2-wire serial	24h	Enable/disable wake-up interrupts, set shut-down time
IRQ_ENRD_3	2-wire serial	26h	Enable/disable junction temperature interrupt

6.7.2 Hibernation

6.7.2.1 General

Hibernation allows shutting down a part or the complete system. Hibernation can be terminated by every possible interrupt of the AFE. E.g. one can use the RTC for a time triggered wake-up. The interrupt has to be enabled before going to hibernation


Table 112 Hibernation Modes

Modes	Action	KeepBit	LDOs	DCDCs	VBUS	DCDC15V
1-15	Hib. with Default	OFF	OFF	OFF	OFF	OFF
	Cancel Hibernation	OFF	Default	Default	OFF	OFF
	Hib. with Modif Settings	OFF	OFF	OFF	No Change	No Change
	Cancel Hibernation	OFF	As Before	As Before	No Change	No Change
	Hib. with Modif Settings	ON	No Change	No Change	No Change	No Change
	Cancel Hibernation	ON	No Change	No Change	No Change	No Change

"Hibernation with Default" means that, the voltage of the power supply is determined by VPROG1 pin.

"Hibernation with Modified Settings" means, that the voltage of the power supply is controlled by register settings.

Figure 68 Hiberate Timing



6.7.2.2 Register Description

Table 113 Hibernation Related Register

Name	Base	Offset	Description
PMU Hiberate	2-wire serial	17h-6	Hibernation control
PMU ENABLE	2-wire serial	18h	Enables writings to extended register 17h-6

6.7.3 Supervisor

6.7.3.1 General

This supervisor function can be used for automatic detection of BVDD brown out or junction over-temperature condition.

6.7.3.2 BVDD Supervision

The supervision level can be set in 8 steps @ 60mV from 2.74 to 3.16V. If the level is reached an interrupt can be generated. If BVDD reaches 2.7V the AFE shuts down automatically.

6.7.3.3 Junction Temperature Supervision

The temperature supervision level can also be set by 5 bits (120 to -15°C). If the temperature reaches this level, an interrupt can be generated. The over-temperature shutdown level is always 20°C higher.

6.7.3.4 Power Rail Monitoring

The 4 main regulators have an extra monitor which measures the output voltage of the regulator. This power rail monitors are independent from the 10bit ADC. To activate these please see related registers.

6.7.3.5 Register Description

Table 114 Supervisor Related Register

Name	Base	Offset	Description
SUPERVISOR	2-wire serial	21h	Battery and junction temperature supervision threshold levels
IRQ_ENRD_0	2-wire serial	23h	Enable/disable PVDD/CVDD monitoring interrupt and shutdown
IRQ_ENRD_1	2-wire serial	24h	Enable/disable PVDD/CVDD monitoring interrupt and shutdown
IRQ_ENRD_2	2-wire serial	25h	Enable/disable battery brown out interrupt
IRQ_ENRD_3	2-wire serial	26h	Enable/disable junction temperature interrupt

6.7.4 Interrupt Generation

6.7.4.1 General

All interrupt sources can get enabled or disabled by corresponding bits in the 5 IRQ-bytes. By default no interrupt source is enabled.

The XIRQ output can get configured to be PUSH/PULL or OPEN_DRAIN and ACTIVE_HIGH or ACTIVE_LOW with 2 bits in IRQ_ENRD_4 register (27h). Default state is open drain and active_low.

6.7.4.2 IRQ Source Interpretation

There are 3 different modules to process interrupt sources:

6.7.4.3 LEVEL

The IRQ output is kept active as long as the interrupt source is present and this IRQ-Bit is enabled

6.7.4.4 EDGE

The IRQ gets active with a high going edge of this source. The IRQ stays active until the corresponding IRQ-Register gets read.

6.7.4.5 STATUS CHANGE

The IRQ gets active when the source-state changes. The change bit and the status can be read to notice which interrupt was the source. The IRQ stays active until the corresponding interrupt register gets read.

6.7.4.6 De-bouncer

There is a de-bounce function implemented for USB and CHARGER. Since these 2 signals can be unstable for the phase of plug-in or unplug, a de-bounce time of 512ms/256ms/128ms can be selected by 2 bits in the IRQ_ENRD_4 register (27h).

6.7.4.7 Interrupt Sources

18 IRQ events will activate the XIRQ pin:

- headphone connected
- Microphone 1 connected
- Microphone 2 connected
- Microphone 1 remote control
- Microphone 2 remote control
- Voice activation threshold reached
- RTC sec/min elapsed
- 10bit ADC end of conversion
- I²S changed
- USB changed
- Charger changed
- End of charge (at 10% of programmed current)
- Battery temperature high (at 42°C and 45°C with 100kΩ NTC)
- RVDD low (e.g. after battery was changed)
- Battery low (Brown-out voltage reached)
- wake-up from hibernation
- power-up key (pin PWRUP) pressed
- power rail monitor: PVDD1, PVDD2, CVDD1, CVDD2

6.7.5 Real Time Clock

6.7.5.1 General

The real time clock block is an independent block, which is still working even when the chip is shut down. The only condition for this operation is that BVDDR has a voltage of above 1.0V. The block uses a standard 32kHz crystal that is connected to a low power oscillator. The total power consumption is typ. 12µA. (Q32k clock buffer not operating)

The RTC seconds counter is 32bit wide and can be programmed via the 2-wire serial interface. The RTC can deliver a seconds or minutes interrupt.

Another 23bit wide counter allows auto wake-up (max. after 96 days). This counter is internally connected to the power-up and hibernation control block.

The RTC voltage regulator (RVDD) further supplies a 128bit SRAM. It can be used to store settings or data before shutdown.

6.7.5.2 Clock adjustment

The RTC clock is adjustable in steps of 7.6ppm which allows the use of inexpensive 32kHz crystals. The nominal frequency shall be 32.768Hz. This frequency is divided down to 0.25Hz:

$$f = 32.768 / (4 * 32 * 1024)$$

At the input of this divider one can add corrective counts, which allow to correct an inaccurate crystal in a range from -64 counts (= -488ppm) to +63 counts (= +480ppm):

$$f_{corrected} = f_{crystal} / [(4 * 32 * 1024) - 64 + RTC_TBC]$$

6.7.5.3 Register Description

Table 115 RTC Related Register

Name	Base	Offset	Description
RTCV	2-wire serial	28h	RTC oscillator and counter enable
RTCT	2-wire serial	29h	RTC interrupt and time correction settings
RTC_0 to RTC_3	2-wire serial	2Ah to 2Dh	RTC time-base seconds registers
RTC_WakeUp	2-wire serial	19h	RTC wake-up settings and SDRAM access
IRQ_ENRD_2	2-wire serial	25h	Interrupt settings for RVDD under-voltage detection
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for getting a second or minute interrupt

6.7.6 10-Bit ADC

6.7.6.1 General

This general purpose ADC can be used for measuring several voltages and currents to perform functions like battery monitor, temperature supervision, button press detection, etc..

6.7.6.2 Input Sources

Table 116 ADC10 Input Sources

Nr.	Source	Range	LSB	Description
0	CHGOUT	5.120V	5mV	check battery voltage of 4V Lilo accumulator
1	BVDDR	5.120V	5mV	check RTC backup battery voltage (connected to BVDD inside the package)
2		5.120V	5mV	Source defined by DC_TEST in register 0x18
3	CHGIN	5.120V	5mV	check charger input voltage
4	VBUS	5.120V	5mV	check USB input voltage
5	BatTemp	2.560V	2.5mV	check battery charging temperature
6	MIC1S	2.560V	2.5mV	check voltage on MIC1S for remote control or external voltage measurement
7	MIC2S	2.560V	2.5mV	check voltage on MIC1S for remote control or external voltage measurement
8	VBE_1uA	1.024	1mV	measuring basis-emitter voltage of temperature sense transistor; $T_j = 0.5 * [ADC_bit0:bit9] - 565/2$
9	VBE_2uA	1.024	1mV	measuring basis-emitter voltage of temperature sense transistor; $T_j = 0.5 * [ADC_bit0:bit9] - 575/2$
10	I_MIC1S	1.024mA typ.	2.0uA	check current of MIC1S for remote control detection
11	I_MIC2S	1.024mA typ.	2.0uA	check current of MIC2S for remote control detection
12	RVDD	2.560V	2.5mV	check RTC supply voltage
13..15	Reserved	1.024V	1mV	for testing purpose only

6.7.6.3 Reference

AVDD=2.9V is used as reference to the ADC. AVDD is trimmed to +/-20mV with over all precision of +/-29mV. So the absolute accuracy is +/-1%.

6.7.6.4 Parameter

Table 117 ADC10 Parameter

Symbol	Parameter	Min	Typ	Max	Unit	Notes
R _{Div}	Input Divider Resistance	138k	180k	234k	Ω	CHGOUT, BVDDR, VBUS, CHGIN
ADC _{FS}	ADC Full Scale Range	2.534	2.56	2.586	V	
Ratio1	Division Factor 1	0.198	0.2	0.202	1	CHGOUT, BVDDR, VBUS, CHGIN
Ratio2	Division Factor 2	0.396	0.4	0.404	1	RVDD, BATTEMP, MIC1S, MIC2S
Gain	ADC Gain Stage	2.475	2.5	2.525	V	
T _{CON}	Conversion Time	-	34	50	μs	
I _{MICFS}	I _{MIC} S Full Scale Range	0.7	1.0	1.4	mA	

BVDD=3.6V; T_{amb}=25°C; unless otherwise specified

6.7.6.5 Register Description

Table 118 ADC10 Related Register

Name	Base	Offset	Description
ADC_0	2-wire serial	2Eh	ADC source selection, ADC result <9:8>
ADC_1	2 wire serial	2Fh	ADC result <7:0>
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for end of conversion interrupt
PMU_ENABLE	2-wire serial	18h	Extended ADC source selection

6.7.7 Unique ID Code (64 bit OTP ROM)

6.7.7.1 General

This fuse array is used to store a unique identification number, which can be used for DRM issues. The number is generated and programmed during the production process.

6.7.7.2 Register Description

Table 119 UID Related Register

Name	Base	Offset	Description
UID_0 to UID_7	2-wire serial	38h to 3Fh	Unique ID register 0 to 7

6.8 AFE Register Description

Table 120 I2C Register Overview

Addr	Name	D<7>	D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>
00h	LINE_OUT1_R	LO1_MUX_B 0:SUM_Stereo;1:SUM_MDiff 2:ADC_IN; 3:DAC_OUT		-	LO1R_VOL Gain from MUX_B to LOUT1R= (-40.5dB ... +6dB)				
		0	0	0	0	0	0	0	0
01h	LINE_OUT1_L	-	MUTE_OFF_J	-	LO1L_VOL Gain from MUX_B to LOUT1L= (-40.5dB ... +6dB)				
		0	0	0	0	0	0	0	0
02h	HPH_OUT_R	HP_OVC_TO 0: 256ms; 1: 128ms 2: 512ms; (3: 0ms)		DAC_DIRECT	HPR_VOL Gain from MUX_C to HPR= (-45.43dB ... +1.07dB)				
		0	0	0	0	0	0	0	0
03h	HPH_OUT_L	MUTE_ON_K	HP_ON	HPDET_ON	HPL_VOL Gain from MUX_C to HPL= (-45.43dB ... +1.07dB)				
		0	0	0	0	0	0	0	0
04h	LINE_OUT2_R	LO2_MUX_D 0: MIC1; 2: MIC2 1:MIC1_MDiff; 3: Stereo_MIC		-	LO2R_VOL Gain from MUX_D to LOUT2R= (-40.5dB ... +6dB)				
		0	0	0	0	0	0	0	0
05h	LINE_OUT2_L	-	MUTE_OFF_L	-	LO2L_VOL Gain from MUX_D to LOUT2L= (-40.5dB ... +6dB)				
		0	0	0	0	0	0	0	0
06h	MIC1_R	MIC1_AGC_OFF	PRE1_GAIN 0: 28dB; 1: 34dB 2: 40dB		M1R_VOL Gain from MicAmp (N6) to Mixer (N15) = (-40.5dB ... +6.0dB)				
		0	0	0	0	0	0	0	0
07h	MIC1_L	M1_SUP_OFF	MUTE_OFF_E	RDET1_OFF	M1L_VOL Gain from MicAmp (N6) to Mixer (N14) = (-40.5dB ... +6.0dB)				
		0	0	0	0	0	0	0	0
08h	MIC2_R	MIC2_AGC_OFF	PRE2_GAIN 0: 28dB; 1: 34dB 2: 40dB		M2R_VOL Gain from MicAmp (N4) to Mixer (N12) = (-40.5dB ... +6.0dB)				
		0	0	0	0	0	0	0	0
09h	MIC2_L	M2_SUP_OFF	MUTE_OFF_D	RDET2_OFF	M2L_VOL Gain from MicAmp (N4) to Mixer_In (N13)= (-40.5dB ... +6.0dB)				
		0	0	0	0	0	0	0	0
0Ah	Line_IN1_R	-	-	MUTE_OFF_B	LI1R_VOL Gain from LIN1R to Mixer (N10)= (-34.5dB ... +12dB)				
		0	0	0	0	0	0	0	0
0Bh	Line_IN1_L	LI1_MODE 00: SE_Stereo; 01: MonoDiff 10: SE_Mono		MUTE_OFF_G	LI1L_VOL Gain from LIN1L to Mixer (N17)= (-34.5dB ... +12dB)				
		0	0	0	0	0	0	0	0
0Ch	Line_IN2_R	-	-	MUTE_OFF_C	LI2R_VOL Gain from LIN2R to Mixer (N11)= (-34.5dB ... +12dB)				
		0	0	0	0	0	0	0	0
0Dh	Line_IN2_L	LI2_MODE 00: SE_Stereo; 01: MonoDiff 10: SE_Mono		MUTE_OFF_F	LI2L_VOL Gain from LIN2L to Mixer (N16)= (-34.5dB ... +12dB)				
		0	0	0	0	0	0	0	0
0Eh	DAC_R	-	-	-	DAR_VOL Gain from DAC (N19) to Mixer/MUX (N23)= (-40.5dB ... +6dB)				
		0	0	0	0	0	0	0	0
0Fh	DAC_L	-	MUTE_OFF_H	-	DAL_VOL Gain from DAC (N22) to Mixer/MUX (N26) = (-40.5dB ... +6dB)				
		0	0	0	0	0	0	0	0
10h	ADC_R	ADC_MUX_A 0: Stereo_Mic; 1:LineIN_1 2: LineIN_2; 3: AudioSUM		-	ADR_VOL Gain from MUX_A to ADC (N9) = (-34.5dB ... +12dB)				
		0	0	0	0	0	0	0	0

Addr	Name	D<7>	D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>
11h	ADC_L	-	MUTE_OFF_A	-	ADL_VOL Gain from MUX_A to ADC (N18) = (-34.5dB ... +12dB)				
		0	0	0	0	0	0	0	0
12h-1	OutContr1	DRIVE_PWGD 0: 12mA OD; 1: 12mA PP 2: 4mA PP; 3: 2mA PP	MUX_PWGD 0: PWGD; 1: PWM 2: SPDIF; 3: PLL clock		DRIVE_Q32K 0: 12mA PP; 1: 12mA OD 2: 4mA PP; 3: 2mA PP	MUX_Q32K 0: Q32K; 1: PWM 2: SPDIF; 3: PLL clock			
		0	0	0	0	0	0	0	0
12h-2	OutContr2_SP DIF	DRIVE_Q24M 0: 12mA PP; 1: 12mA OD 2: 4mA PP; 3: 2mA PP	MUX_Q24M 0: Q24 1: PLL clock	SPDIF_COPY_OK	SPDIF_MCLK_INV	SPDIF_INVALID	SPDIF_CNTR 0: OFF; 1: 32kS 2: 44.1kS; 3: 48kS		
		0	0	0	0	0	0	0	0
12h-3	PWM	PWM_INVERTED	PWM_CYCLE 0: no pulses; DtyCycle = PWM_CYCLE * 0.3937%						
		0	0	0	0	0	0	0	0
14h	AudioSet_1	ADC_R_ON	ADC_L_ON	LOUT2_ON	LOUT1_ON	LIN2_ON	LIN1_ON	MIC2_ON	MIC1_ON
		0	0	0	0	0	0	0	0
15h	AudioSet_2	BIAS_OFF	SUM_OFF	AGC_OFF	IBR_DAC		DAC_ON	-	-
		0	0	0	0	0	0	0	0
16h	AudioSet_3	LIN1MIX_O FF	LIN2MIX_O FF	MIC1MIX_O FF	MIC2MIX_O FF	DACMIX_O FF	ZCU_OFF	IBR_HPH	HPCM_ON
		0	0	0	0	0	0	0	0
17h-1	PMU PVDD1	LDO_PVDD 1_OFF	-	PROG_PVDD1	VSEL_PVDD1 0h - Fh: 1.2V+VSEL*50mV (1.2V - 1.95V) 10h - 1Fh: 2.0V+(VSEL-10h)*100mV (2.0V - 3.5V)				
		0	0	0	0	0	0	0	0
17h-2	PMU PVDD2	LDO_PVDD 2_OFF	-	PROG_PVDD2	VSEL_PVDD2 0h - Fh: 1.2V+VSEL*50mV (1.2V - 1.95V) 10h - 1Fh: 2.0V+(VSEL-10h)*100mV (2.0V - 3.5V)				
		0	0	0	0	0	0	0	0
17h-3	PMU CVDD1	SKIP_OFF_CVDD1	PROG_CVDD1	VSEL_CVDD1 0h: OFF; 1h - 38h 0.6V+VSEL*50mV → 0.65V - 3.40V; (38h - 3Fh 3.4V)					
		0	0	0	0	0	0	0	0
17h-4	PMU CVDD2	SKIP_OFF_CVDD2	PROG_CVDD2	VSEL_CVDD2 0h: OFF; 1h - 38h 0.6V+VSEL*50mV → 0.65V - 3.40V; (38h - 3Fh 3.4V)					
		0	0	0	0	0	0	0	0
17h-5	PMU CVDD3	SKIP_OFF_CVDD3	PROG_CVDD3	VSEL_CVDD3 0h: OFF; 1h - 38h 0.6V+VSEL*50mV → 0.65V - 3.40V; (38h - 3Fh 3.4V)					
		0	0	0	0	0	0	0	0
17h-6	PMU Hibernate	-	KEEP_PVDD2	KEEP_PVDD1	KEEP_VLED	KEEP_VBUS	KEEP_CVDD3	KEEP_CVDD2	KEEP_CVDD1
		0	0	0	0	0	0	0	0
18h	PMU Enable	-	DC_TEST 0: unused; 1: AVDD; 2: DVDD; 3: PVDD1 4: PVDD2; 5: CVDD1; 6: CVDD2; 7: CVDD3			PMU_GATE	PMU_WR_ENABLE 1: prog 17h-1 / 12h-1 (PVDD1, OutContr1) 2: prog 17h-2 / 12h-2 (PVDD2, OutContr2) 3: prog 17h-3 / 12h-3 (CVDD1, PWM) 4: prog 17h-4 (CVDD2); 5: prog 17h-5 (CVDD3) 6: prog 17h-6 (Hibernate); 0,7: unused		
		0	0	0	0	0	0	0	0
19h	RTC_WakeUp	1 st write/read: WAKEUP_BYTE_1							
		128s	64s	32s	16s	8s	4s	2s	1s
		2 nd write/read: WAKEUP_BYTE_2							
		32ks	16ks	8ks	4ks	2ks	1ks	512s	256s
		3 rd write/read: WAKEUP_BYTE_3							
		EnableWakeUp	4k*1ks	2k*1ks	1k*1ks	512ks	256ks	128ks	64ks
		4 th to 19 th write/read: SRAM_128							
1Ah	USB_UTIL_DC DC	I_PMOS_GATE 0: 1µA; 1: 2µA 2: 3µA; 3: 4µA		DCDC_PS OFF	DCDC_PMOS_OFF	VBUS_COMP_TH 0: 4.5V; 1: 3.18V 2: 1.5V; 3: 0.6V		VBUS_SKIP_ON	VBUS_ON
		0	0	0	0	0	0	0	0
1Bh	DCDC15	DIM_UP_D OWN	DIM_RATE 0: no dimming; 1: 150ms 2: 300ms; 3: 500ms		I_BACKLIGHT 0 ... OFF 1-31 ... LED current = 1.25mA*I_BACKLIGHT (1.25mA ... 38.75mA)				
		0	0	0	0	0	0	0	0

Addr	Name	D<7>	D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>	
1Ch	I2S	Please see master clock divider table								
		0	0	0	0	0	0	0	0	
1Dh	I2S_PLL_OSC	I2S_MASTE R_ON	OSC24_PD	I2S_ DIRECT	Q24M_DIVIDER 0: /1; 1: /2 2: /4; 3: OFF	PLL_MODE 0: reserved; 1: 16-48kS 2: 8-12kS; 3: reserved	I2S_DIVIDE R_8			
		0	0	0	0	0	0	0	0	
20h	SYSTEM	Design_Version<3:0>				HEARTBEA T_ON	JTEMP_ OFF	WATCHDO G_ON	PWR_HOLD	
		1	1	1	1	0	0	0	1	
21h	SUPERVISOR	BVDD_SUP V_BrownOut = 2.74V+BVDD_SUP*60mV (2.74V .. 3.16V)			JTEMP_SUP Temp_ShutDown = 140C - JTEMP_SUP*5C (+140C...-15C) Temp_IRQ = 120C - JTEMP_SUP*5C (+120C ... -35C)					
		0	0	1	0	0	0	0	0	
22h	CHARGER	BAT_TEMP _OFF	CHG_I Ichg=50mA+50mA*CHG_I (50mA ... 400mA)	CHG_V Vchg=3.9V+50mV*CHG_V (3.9V ... 4.25V)		CHG_OFF				
		0	0	0	0	0	0	0		
23h	IRQ_ENRD_0	CVDD2_ EN_SD	CVDD2_ EN_IRQ	CVDD1_ EN_SD	CVDD1_ EN_IRQ	PDD2_ EN_SD	PDD2_ EN_IRQ	PDD1_ EN_SD	PDD1_ EN_IRQ	
		CVDD2_ UNDER	CVDD2_ OVER	CVDD1_ UNDER	CVDD1_ OVER	PDD2_ UNDER	PDD2_ OVER	PDD1_ UNDER	PDD1_ OVER	
		0	0	0	0	0	0	0	0	
24h	IRQ_ENRD_1	SD_TIME 0: 5.4s 1: 10.9s	-	PWRUP_ IRQ	WAKEUP_ IRQ	VOXM2_ IRQ	VOXM1_ IRQ	CVDD3_ EN_SD	CVDD3_ EN_IRQ	
								CVDD3_ UNDER	CVDD3_ OVER	
		0	0	0	0	0	0	0	0	
25h	IRQ_ENRD_2	BATTEMP_ HIGH	CHG_ EOC	CHG_ STATUS	CHG_ CHANGED	USB_ STATUS	USB_CHAN GED	RVDD_LOW	BVDD_LOW	
		0	0	0	0	0	0	0	0	
26h	IRQ_ENRD_3	JTEMP_HI GH	-	HPH_ OVC	I2S_ STATUS	I2S_ CHANGED	MIC2_ CONNECT	MIC1_ CONNECT	HPH_ CONNECT	
		0	0	0	0	0	0	0	0	
27h	IRQ_ENRD_4	T_DEB 0: 512ms; 1: 256ms 2: 128ms; 3: 0ms	XIRQ_AH	XIRQ_PP	REM2_DET	REM1_DET	RTC_ UPDATE	ADC_EOC		
		0	0	0	0	0	0	0	0	
28h	RTCV	V_RVDD V(RVDD)=1V+V_RVDD*0.1V Default is 1.2V.				-		RTC_ON	OSC32_ON	
		0	0	1	0	0	0	1	1	
29h	RTCT	IRQ_MIN	TRTC<6:0>							
		0	1	0	0	0	0	0	0	
2Ah	RTC_0	QRTC<7:0>								
		0	0	0	0	0	0	0	0	
2Bh	RTC_1	QRTC<15:8>								
		0	0	0	0	0	0	0	0	
2Ch	RTC_2	QRTC<23:16>								
		0	0	0	0	0	0	0	0	
2Dh	RTC_3	QRTC<31:24>								
		0	0	0	0	0	0	0	0	
2Eh	ADC_0	ADC_Source<3:0> 0: CHGOUT; 1: BVDDR; 2: DC_TEST; 3: CHG_IN; 4: VBUS; 5: BatTemp; 6: MSUP1; 7: MSUP2; 8: VBE_1uA; 9: VBE_2uA; 10: I_MSUP1; 11: I_MSUP2; 12: RVDD; 13, 14, 15: reserved				-		ADC<9:8>		
		0	0	0	0	0	0	X	X	
2Fh	ADC_1	ADC<7:0>								
		X	X	X	X	X	X	X	X	
38-3F	UID_0 .. 7	ID<7:0> ... ID<63:56>								

Table 121 LINE_OUT1_R Register

Name		Base		Default
LINE_OUT1_R		2-wire serial		00h
Offset: 00h		Right Line Output 1 Register		
		Configures MUX_B and the audio gain from MUX_B output to LOUT1R output. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7:6	LO1_MUX_B	00	R/W	Multiplexes the analog audio inputs of MUX_B to LOUT1R and at LOUT1L 00: SUM Stereo 01: SUM mono differential (The gain of LOUT1R shall be 0dB to hold signals in symmetry) 10: ADC (N9/N18) 11: DAC (N23/N26)
5		0	n/a	
4:0	LO1R_VOL	00000	R/W	volume settings for right line output 1, adjustable in 32 steps @ 1.5dB; gain from MUX_B to LOUT1R 11111: 6 dB gain 11110: 4.5 dB gain .. 00001: -39 dB gain 00000: -40.5 dB gain

Table 122 LINE_OUT1_L Register

Name		Base		Default
LINE_OUT1_L		2-wire serial		00h
Offset: 01h		Left Line Output 1 Register		
		Configures the audio gain from MUX_B output to LOUT1L output and controls MUTE switch J This register is reset when the stage is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7		0	n/a	
6	MUTE_OFF_J	0b	R/W	Control of MUTE switch J 0: line output set to mute 1: normal operation
5		0	n/a	
4:0	LO1L_VOL	00000	R/W	volume settings for left line output 1, adjustable in 32 steps @ 1.5dB; gain from MUX_B to LOUT1L 11111: 6 dB gain 11110: 4.5 dB gain .. 00001: -39 dB gain 00000: -40.5 dB gain

Table 123 HPH_OUT_R Register

Name		Base		Default
HPH_OUT_R		2-wire serial		00h
Offset: 02h		Right Headphone Output Register		
		Configures MUX_C and the audio gain from MUX_C output to HPR output. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7:6	HP_OVC_TO	00	R/W	Headphone amplifier over current time out. The headphone amplifier is powered down if an over-current is detected. The current thresholds are 150mA at pins HPR / HPL pin or 300mA at pin HPCM (e.g. shorted headphone outputs) 11: 0 ms (no power down) 10: 512ms 01: 128ms 00: 256 ms
5	DAC_DIRECT	0	R/W	0: MUX_C output connected to limiter (N24/N25) 1: MUX_C output connected to DAC (N23/N26)
4:0	HPR_VOL	00000	R/W	volume settings for right headphone output, adjustable in 32 steps @ 1.5dB; gain from MUX_C to HPR output 11111: 1.07 dB gain 11110: -0.43 dB gain .. 00001: -43.93 dB gain 00000: -45.43 dB gain

Table 124 HPH_OUT_L Register

Name		Base		Default
HPH_OUT_L		2-wire serial		00h
Offset: 03h		Left Headphone Output Register		
		Configures the audio gain from MUX_C output to HPL output and controls MUTE switch K This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	MUTE_ON_K	0	R/W	Control of MUTE switch K 0: normal operation 1: headphone output set to mute (mute is on during power-up)
6	HP_ON	0	R/W	0: headphone stage not powered 1: power up headphone stage
5	HPDET_ON	0	R/W	Enables the detection when a headset gets connected. HPCM is used as a sense pin and is biased to 150mV 0: no headphone detection 1: enable headphone detection
4:0	HPL_VOL	00000	R/W	volume settings for left headphone output, adjustable in 32 steps @ 1.5dB; gain from MUX_C output to HPL output 11111: 1.07 dB gain 11110: -0.43 dB gain .. 00001: -43.93 dB gain 00000: -45.43 dB gain

Table 125 LINE_OUT2_R Register

Name		Base		Default
LINE_OUT2_R		2-wire serial		00h
Offset: 04h		Right Line Output 2 Register		
		Configures MUX_B and the audio gain from MUX_B output to LOUT2R output. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
6:7	LO2_MUX_D	00	R/W	Multiplexes the analog audio inputs of MUX_D to LOUT2R and at LOUT2L 00: MIC1 01: MIC1 mono differential (The gain of LOUT2R shall be 0dB to hold signals in symmetry) 10: MIC2 11: Stereo MIC
5		0	n/a	
4:0	LO2R_VOL	00000	R/W	volume settings for right line output 2, adjustable in 32 steps @ 1.5dB; gain from MUX_D to LOUT2R 11111: 6 dB gain 11110: 4.5 dB gain .. 00001: -39 dB gain 00000: -40.5 dB gain

Table 126 LINE_OUT2_L Register

Name		Base		Default
LINE_OUT2_L		2-wire serial		00h
Offset: 05h		Left Line Output 2 Register		
		Configures the audio gain from MUX_B output to LOUT2L output and controls MUTE switch J. This register is reset when the stage is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7		0	n/a	
6	MUTE_OFF_L	0b	R/W	Control of MUTE switch L 0: line output set to mute 1: normal operation
5		0	n/a	
4:0	LO2L_VOL	00000	R/W	volume settings for left line output 2, adjustable in 32 steps @ 1.5dB; gain from MUX_D to LOUT2L 11111: 6 dB gain 11110: 4.5 dB gain .. 00001: -39 dB gain 00000: -40.5 dB gain

Table 127 MIC1_R Register

Name		Base		Default
MIC1_R		2-wire serial		00h
Offset: 06h		Right Microphone Input 1 Register		
		Configures the gain from microphone 1 amplifier output up to mixer input (Σ). This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7	MIC1_AGC_OFF	0	R/W	Control of limiter AGC (automatic gain control). Limits high dynamic range of electrete/MEMS microphone (e.g. user shouts or blows into microphone) 0: automatic gain control enabled 1: automatic gain control disabled
6:5	PRE1_Gain	00	R/W	Sets the gain of the microphone 1 preamplifier (gain from microphone inputs to N5) 00: gain set to 28 dB 01: gain set to 34 dB 10: gain set to 40 dB 11: reserved, do not use.
4:0	M1R_VOL	00000	R/W	volume settings for right microphone input 1, adjustable in 32 steps @ 1.5dB; gain from microphone amplifier (N6) to mixer input (N15) 11111: 6 dB gain 11110: 4.5 dB gain .. 00001: -39 dB gain 00000: -40.5 dB gain

Table 128 MIC1_L Register

Name		Base		Default
MIC1_L		2-wire serial		00h
Offset: 07h		Left Microphone Input 1 Register		
		Configures the gain from microphone 1 amplifier output up to mixer input (Σ) and controls MUTE switch D. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7	M1SUP_OFF	0	R/W	0: microphone 1 supply enabled 1: microphone supply disabled
6	MUTE_OFF_E	0	R/W	Control of MUTE switch E 0: microphone input 1 set to mute 1: normal operation
5	RDET1_OFF	0	R/W	Disables the microphone 1 detect function (30kOhm pull-up from MIC1S to AVDD) to use the terminal as ADC-10 input 0: microphone 1 detection enabled 1: microphone detection disabled
4:0	M1L_VOL	00000	R/W	volume settings for left microphone 1 input, adjustable in 32 steps @ 1.5dB; gain from microphone amplifier (N6) to mixer input (N14) 11111: 6 dB gain 11110: 4.5 dB gain .. 00001: -39 dB gain 00000: -40.5 dB gain

Table 129 MIC2_R Register

Name		Base		Default
MIC2_R		2-wire serial		00h
Offset: 08h		Right Microphone Input 2 Register		
		Configures the gain from microphone 2 amplifier output up to mixer input (Σ). This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7	MIC2_AGC_OFF	0	R/W	Control of limiter AGC (automatic gain control). Limits high dynamic range of electrete/MEMS microphone (e.g. user shouts or blows into microphone) 0: automatic gain control enabled 1: automatic gain control disabled
6:5	PRE2_Gain	00	R/W	Sets the gain of the microphone 2 preamplifier (gain from microphone inputs to N5) 00: gain set to 28 dB 01: gain set to 34 dB 10: gain set to 40 dB 11: reserved, do not use.
4:0	M2R_VOL	00000	R/W	volume settings for right microphone input 2, adjustable in 32 steps @ 1.5dB; gain from microphone amplifier (N4) to mixer input (N12) 11111: 6 dB gain 11110: 4.5 dB gain .. 00001: -39 dB gain 00000: -40.5 dB gain

Table 130 MIC2_L Register

Name		Base		Default
MIC2_L		2-wire serial		00h
Offset: 09h		Left Microphone Input 2 Register		
		Configures the gain from microphone 2 amplifier output up to mixer input (Σ) and controls MUTE switch E. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7	M1SUP_OFF	0	R/W	0: microphone 2 supply enabled 1: microphone supply disabled
6	MUTE_OFF_D	0	R/W	Control of MUTE switch D 0: microphone input 2 set to mute 1: normal operation
5	RDET2_OFF	0	R/W	Disables the microphone 2 detect function (30kOhm pull-up from MIC1S to AVDD) to use the terminal as ADC-10 input 0: microphone 1 detection enabled 1: microphone detection disabled
4:0	M2L_VOL	00000	R/W	volume settings for left microphone 2 input, adjustable in 32 steps @ 1.5dB; gain from microphone amplifier (N4) to mixer input (N13) 11111: 6 dB gain 11110: 4.5 dB gain .. 00001: -39 dB gain 00000: -40.5 dB gain

Table 131 LINE_IN1_R Register

Name		Base		Default
LINE_IN1_R		2-wire serial		00h
Offset: 0Ah		Right Line Input 1 Registers		
		Configures the gain from analog line input pin LIN1R to mixer input (Σ) and controls MUTE switch B. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7:6		00	n/a	
5	MUTE_OFF_B	0	R/W	Control of MUTE switch B 0: right line input is set to mute 1: normal operation
4:0	LI1R_VOL	00000	R/W	volume settings for right line input 1, adjustable in 32 steps @ 1.5dB; gain from line input pin (LIN1R) to mixer input (N10) 11111: 12 dB gain 11110: 10.5 dB gain .. 00001: -33 dB gain 00000: -34.5 dB gain

Table 132 LINE_IN1_L Register

Name		Base		Default
LINE_IN1_L		2-wire serial		00h
Offset: 0Bh		Left Line Input 1 Registers		
		Configures the gain from analog line input pin LIN1L to mixer input (Σ) and controls MUTE switch G. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7:6	LI1_MODE	00	R/W	Configures Line Input 1 (right and left channel) in accordance with the connected input sources 00: inputs switched to single ended stereo 01: inputs switched to differential mono 10: inputs switched to single ended mono 11: reserved, do not use.
5	MUTE_OFF_G	0	R/W	Control of MUTE switch G 0: left line input is set to mute 1: normal operation
4:0	LI1L_VOL	00000	R/W	volume settings for right line input 1, adjustable in 32 steps @ 1.5dB; gain from line input pin (LIN1L) to mixer input (N17) 11111: 12 dB gain 11110: 10.5 dB gain .. 00001: -33 dB gain 00000: -34.5 dB gain

Table 133 LINE_IN2_R Register

Name		Base		Default
LINE_IN2_R		2-wire serial		00h
Offset: 0Ch		Right Line Input 2 Register		
		Configures the gain from analog line input pin LIN2R to mixer input (Σ) and controls MUTE switch C. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7:6		00	n/a	
5	MUTE_OFF_C	0	R/W	Control of MUTE switch C 0: right line input is set to mute 1: normal operation
4:0	LI2R_VOL	00000	R/W	volume settings for right line input, adjustable in 32 steps @ 1.5dB; gain from line input pin (LIN2R) to mixer input (N11) 11111: 12 dB gain 11110: 10.5 dB gain .. 00001: -33 dB gain 00000: -34.5 dB gain

Table 134 LINE_IN2_L Register

Name		Base		Default
LINE_IN2_L		2-wire serial		00h
Offset: 0Dh		Left Line Input 2 Registers		
		Configures the gain from analog line input pin LIN2L to mixer input (Σ) and controls MUTE switch F. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7:6	LI2_MODE	00	R/W	Configures Line Input 2 (right and left channel) in accordance with the connected input sources 00: inputs switched to single ended stereo 01: inputs switched to differential mono 10: inputs switched to single ended mono 11: reserved, do not use.
5	MUTE_OFF_F	0	R/W	Control of MUTE switch F 0: left line input is set to mute 1: normal operation
4:0	LI2L_VOL	00000	R/W	volume settings for right line input, adjustable in 32 steps @ 1.5dB; gain from line input pin (LIN2L) to mixer input (N16) 11111: 12 dB gain 11110: 10.5 dB gain .. 00001: -33 dB gain 00000: -34.5 dB gain

Table 135 DAC_R Register

Name		Base		Default
DAC_R		2-wire serial		00h
Offset: 0Eh		Right DAC Output Registers		
		Configures the gain from DAC output to mixer input (Σ) / MUX input. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7:5		000	n/a	
4:0	DAR_VOL	00000	R/W	Volume settings for right DAC output, adjustable in 32 steps @ 1.5dB; gain from DAC output (N19) to mixer/MUX input (N23). 11111: 6 dB gain 11110: 4.5 dB gain .. 00001: -39 dB gain 00000: -40.5 dB gain

Table 136 DAC_L Register

Name		Base		Default
DAC_L		2-wire serial		00h
Offset: 0Fh		Left DAC output Registers		
		Configures the gain from DAC output to mixer input (Σ) / MUX input and controls MUTE switch H. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7		0	n/a	
6	MUTE_OFF_H	0	R/W	Control of MUTE switch H 0: DAC output is set to mute 1: normal operation
5		0	n/a	
4:0	DAL_VOL	00000	R/W	Volume settings for left DAC output, adjustable in 32 steps @ 1.5dB; gain from DAC output (N22) to mixer/MUX input (N26). 11111: 6 dB gain 11110: 4.5 dB gain .. 00001: -39 dB gain 00000: -40.5 dB gain

Table 137 ADC_R Register

Name		Base		Default
ADC_R		2-wire serial		00h
Offset: 10h		Right ADC input Registers		
		Configures MUX_A and the gain from MUX_A output to the ADC input This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7:6	ADC_MUX_A	00	R/W	Connect MUX A output to following inputs 00: Microphone (N4/N6) 01: Line_IN1 (N1/N8) 10: Line_IN2 (N2/N7) 11: Audio SUM (N24/N25)
5		0	n/a	
4:0	ADR_VOL	00000	R/W	Volume settings for right ADC input, adjustable in 32 steps @ 1.5dB; gain from MUX_A output to ADC input (N9). 11111: 12 dB gain 11110: 10.5 dB gain .. 00001: -33 dB gain 00000: -34.5 dB gain

Table 138 ADC_L Register

Name		Base		Default
ADC_L		2-wire serial		00h
Offset: 11h		Left ADC input Registers		
		Configures the gain from MUX_A output to the ADC input and controls MUTE switch A. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description
7		0	n/a	
6	MUTE_OFF_A	0	R/W	Control of MUTE switch A 0: ADC input is set to mute 1: normal operation
5		0	n/a	
4:0	ADL_VOL	00000	R/W	Volume settings for left ADC input, adjustable in 32 steps @ 1.5dB, gain from MUX_A output to ADC input (N18). 11111: 12 dB gain 11110: 10.5 dB gain .. 00001: -33 dB gain 00000: -34.5 dB gain

Table 139 Output Control Register

Name		Base		Default
OutContr1		2-wire serial		00h
Offset: 12h-1		Q32k and PWGD Output Control Register		
		Configures PWGD pin (Power Good) and Q32k pin (output of 32kHz oscillator). This is an extended register and needs to be enabled by writing 001b to Reg. 18h first. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7:6	DRIVE_PWGD	00	R/W	Enables the PWGD output pin either to open-drain or push-pull and sets various driving strengths 00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
5:4	MUX_PWGD	00	R/W	Multiplexes various digital signals to the PWGD output pin 00: PowerGood control signal 01: PWM signal to dim LEDs etc. 10: SPDIF converted from SDI to DAC 11: PLL output clock
3:2	DRIVE_Q32K	00	R/W	Enables the Q32k output pin either to open-drain or push-pull and sets various driving strengths 00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
1:0	MUX_Q32K	00	R/W	Multiplexes various digital signals to the Q32k output pin 00: 32kHz RTC clock 01: PWM signal to dim LEDs etc. 10: SPDIF converted from SDI to DAC 11: PLL output clock

Table 140 SPDIF Register

Name		Base		Default
OutContr2_SPDIF		2-wire serial		00h
Offset: 12h-2		SPDIF and Q24M Output Control Register		
		Adds status bits to the SPDIF bit-stream, configures the SPDIF output and the Q24M pin (output of 24MHz oscillator) This is an extended register and needs to be enabled by writing 010b to Reg. 18h first. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7:6	DRIVE_Q24M	00	R/W	Enables the Q24M output pin either to open-drain or push-pull and sets various driving strengths 00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
5	MUX_Q24M	0	R/W	Multiplexes various digital signals to the Q24M output pin 0: 24MHz oscillator clock 1: PLL output clock
4	SPDIF_COPY_OK	0		SPDIF copy control bit 0: copy not permitted 1: copy permitted
3	SPDIF_MCLK_INV	0		SPDIF master clock control bit 0: master clock 1: master clock inverted
2	SPDIF_INVALID	0		SPDIF sample status bit 0: sample valid 1: sample invalid
1:0	SPDIF_CNTR	00	R/W	SPDIF output ON/OFF control and sample rate status bits 00: SPDIF output OFF 01: SPDIF output ON (32kS) 10: SPDIF output ON (44.1kS) 11: SPDIF output ON (48kS)

Table 141 PWM Register

Name		Base		Default
PWM		2-wire serial		00h
Offset: 12h-3		PWM Output Control Register		
		Sets the PWM output duty cycle and signal polarity. This is an extended register and needs to be enabled by writing 011b to Reg. 18h first. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	PWM_INVERTED	0	R/W	PWM output polarity 0: not inverted 1: inverted
6:0	PWM_CYCLE	0000000	R/W	Sets the PWM duty cycle Duty Cycle = PWM_CYCLE * 0.3937% PWM_CYCLE = 0 means no pulse

Table 142 AudioSet_1 Register

Name		Base		Default
AudioSet_1		2-wire serial		00h
Offset: 14h		First Audio Set Register		
		Powers the various audio inputs and outputs UP or DOWN. Attention: This control register resets and holds microphone, line out, and ADC related registers in reset. After activation the required register settings need to be re-programmed. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	ADC_R_ON	0	R/W	0: ADC right channel powered down 1: ADC right channel enabled for recording
6	ADC_L_ON	0	R/W	0: ADC left channel powered down 1: ADC left channel enabled for recording
5	LOUT2_ON	0	R/W	0: Line output 2 powered down 1: Line output enabled
4	LOUT1_ON	0	R/W	0: Line output 1 powered down 1: Line output enabled
3	LIN2_ON	0	R/W	0: Line input 2 powered down 1: Line input 2 enabled
2	LIN1_ON	0	R/W	0: Line input 1 powered down 1: Line input 1 enabled
1	MIC2_ON	0	R/W	0: Microphone input 2 powered down 1: Microphone input 1 enabled
0	MIC1_ON	0	R/W	0: Microphone input 1 powered down 1: Microphone input 1 enabled

Table 143 AudioSet_2 Register

Name		Base		Default
AudioSet_2		2-wire serial		00h
Offset: 15h		Second Audio Set Register		
		Powers various internal audio blocks UP or DOWN and controls bias current. Attention: This control register resets and holds DAC related registers in reset. After activation the required register settings need to be re-programmed. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	BIAS_OFF	0	R/W	Power-down of the AGND bias. This bit can be set, if the AFE is used for digital data transfer and PMU functions only and all the analog audio blocks are not used. 0: bias enabled 1: bias disabled, for power saving in non audio mode
6	SUM_OFF	0	R/W	Power-down of ΣR and ΣL 0: Mixer stage enabled (limits output signal to 1Vp) 1: Mixer stage powered down
5	AGC_OFF	0	R/W	Switches the signal limiter OFF (N20/N21) 0: automatic gain control for summing stage enabled 1: automatic gain control for summing stage disabled
4:3	IBR_DAC<1:0>	00	R/W	Bias current settings for DAC: 00: 50% 01: 60% 10: 75% 11: 100%
5	DAC_ON	0	R/W	0: DAC powered down 1: DAC enabled
1:0				

Table 144 AudioSet_3 Register

Name		Base		Default
AudioSet_3		2-wire serial		00h
Offset: 16h		Third Audio Set Register		
		Sets headphone output bias currents and operation modes and enables audio signal inputs to ΣR and ΣL . This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	LIN1MIX_OFF	0	R/W	Input from line input 1 to ΣR and ΣL 0: ON 1: OFF
6	LIN2MIX_OFF	0	R/W	Input from line input 2 to ΣR and ΣL 0: ON 1: OFF
5	MIC1MIX_OFF	0	R/W	Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF
4	MIC2MIX_OFF	0	R/W	Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
3	DACMIX_OFF	0	R/W	Input from DAC to ΣR and ΣL 0: ON 1: OFF
2	ZCU_OFF	0	R/W	Zero cross gain update of audio outputs. Audio gain settings changes will only be executed when the signal level is close to zero 0: zero cross update enabled 1: zero cross update disabled
1	IBR_HPH	0	R/W	Bias current increase for the headphone amplifier depending on load conditions 0: 100% 1: 150%
0	HPCM_ON	0	R/W	Power-up of the headphone common mode buffer: 0: headphone CM buffer is switched off 1: headphone CM buffer is switched on

Table 145 PMU PVDD1 Register

Name		Base		Default
PMU PVDD1		2-wire serial		00h
Offset: 17h-1		PVDD1 Low Drop-Out Regulator (LDO3) Control Register		
		This is an extended register and needs to be enabled by writing 001b to Reg. 18h first. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	LDO_PVDD1_OFF	0	R/W	Power-down of LDO for PVDD1 0: PVDD1 (LDO3) enable 1: PVDD1 (LDO3) power-down
6		0	n/a	
5	PROG_PVDD1	0	R/W	Enables settings either selected by external pins (VPRGx) or settings stored in the 17h-1 register 0: VPRGx pins controlled 1: Register controlled
4:0	VSEL_PVDD1	00000	R/W	The voltage select bits set the LDO output in 2 different resolution ranges Range: 00h until 0Fh in 50mV steps $PVDD1=1.2V+VSEL_PVDD1*50mV$ (1.2V until 1.95V) Range: 10h until 1Fh in 100mV steps $PVDD1=2.0V+VSEL_PVDD1*100mV$ (2.0V until 3.5V)

Table 146 PMU PVDD2 Register

Name		Base		Default
PMU PVDD2		2-wire serial		00h
Offset: 17h-2		PVDD2 Low Drop-Out Regulator (LDO4) Control Register		
		This is an extended register and needs to be enabled by writing 010b to Reg. 18h first. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	LDO_PVDD2_OFF	0	R/W	Power-down of LDO for PVDD2 0: PVDD2 (LDO4) enable 1: PVDD2 (LDO4) power-down
6		0	n/a	
5	PROG_PVDD2	0	R/W	Enables settings either selected by external pin (VPRGx) or settings stored in the 17h-2 register 0: VPRGx pins controlled 1: Register controlled
4:0	VSEL_PVDD2	00000	R/W	The voltage select bits set the LDO output in 2 different resolution ranges Range: 00h until 0Fh in 50mV steps $PVDD2=1.2V+VSEL_PVDD1*50mV$ (1.2V until 1.95V) Range: 10h until 1Fh in 100mV steps $PVDD2=2.0V+VSEL_PVDD1*100mV$ (2.0V until 3.5V)

Table 147 PMU CVDD1 Register

Name		Base		Default
PMU CVDD1		2-wire serial		00h
Offset: 17h-3		CVDD1 DC/DC Buck Regulator Control Register		
		This is an extended register and needs to be enabled by writing 011b to Reg. 18h first. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	SKIP_OFF_CVDD1	0	R/W	Disables pulse skip mode 0: 170mA current force / pulse skip mode enabled 1: current force / pulse skip mode disabled (only ON without load)
6	PROG_CVDD1	0	R/W	Enables settings either selected by external pin (VPRGx) or settings stored in the 17h-3 register 0: VPRGx pins controlled 1: Register controlled
5:0	VSEL_CVDD1	00000	R/W	The voltage select bits set the DC/DC output voltage level and power the DC/DC converter down. 00000: DC/DC powered down 01h until 38h in 50mV steps $CVDD1 = 0.6V + VSEL_CVDD1 * 50mV$ (0.65V until 3.4V) 38h until 3Fh = 3.4V (no change)

Table 148 PMU CVDD2 Register

Name		Base		Default
PMU CVDD2		2-wire serial		0x00
Offset: 17h-4		CVDD2 DC/DC Buck Regulator Control Register		
		This is an extended register and needs to be enabled by writing 100bt to Reg. 18h first. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	SKIP_OFF_CVDD2	0	R/W	Disables pulse skip mode 0: 170mA current force / pulse skip mode enabled 1: current force / pulse skip mode disabled (only ON without load)
6	PROG_CVDD2	0	R/W	Enables settings either selected by external pin (VPRGx) or settings stored in the 17h-4 register 0: VPRGx pins controlled 1: Register controlled
5:0	VSEL_CVDD2	00000	R/W	The voltage select bits set the DC/DC output voltage level and power the DC/DC converter down. 00000: DC/DC powered down 01h until 38h in 50mV steps $CVDD2 = 0.6V + VSEL_CVDD1 * 50mV$ (0.65V until 3.4V) 38h until 3Fh = 3.4V (no change)

Table 149 PMU CVDD3 Register

Name		Base		Default
PMU CVDD3		2-wire serial		0x00
Offset: 17h-5		CVDD3 DC/DC Buck Regulator Control Register		
		This is an extended register and needs to be enabled by writing 101b to Reg. 18h first. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	SKIP_OFF_CVDD3	0	R/W	Disables pulse skip mode 0: 170mA current force / pulse skip mode enabled 1: current force / pulse skip mode disabled (only ON without load)
6	PROG_CVDD3	0	R/W	Enables settings either selected by external pin (VPRGx) or settings stored in the 17h-5 register 0: VPRGx pins controlled 1: Register controlled
5:0	VSEL_CVDD3	00000	R/W	The voltage select bits set the DC/DC output voltage level and power the DC/DC converter down. 00000: DC/DC powered down 01h until 38h in 50mV steps $CVDD2 = 0.6V + VSEL_CVDD1 * 50mV$ (0.65V until 3.4V) 38h until 3Fh = 3.4V (no change)

Table 150 PMU Hibernate Register

Name		Base		Default
PMU Hibernate		2-wire serial		00h
Offset: 17h-6		PMU Hibernation Control Register (PVDD1/2, CVDD1/2/3, VLED)		
		Hibernation is started when writing to this register. This is an extended register and needs to be enabled by writing 110b to Reg. 18h first. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7		0	n/a	
6	KEEP_PVDD2	0	R/W	Keeps the programmed PVDD2 level during hibernation 0: power down PVDD2 1: keep PVDD2
5	KEEP_PVDD1	0	R/W	Keeps the programmed PVDD1 level during hibernation 0: power down PVDD1 1: keep PVDD1
4	KEEP_VLED	0	R/W	Keeps the 15V DC/DC step-up for backlight switched on 0: power down CVDD1 1: keep CVDD1
3	KEEP_VBUS	0	R/W	Keeps the programmed VBUS level during hibernation 0: power down CVDD2 1: keep CVDD2
2	KEEP_CVDD3	0	R/W	Keeps the programmed CVDD3 level during hibernation 0: power down CVDD3 1: keep CVDD3
1	KEEP_CVDD2	0	R/W	Keeps the programmed CVDD2 level during hibernation 0: power down CVDD2 1: keep CVDD2
0	KEEP_CVDD1	0	R/W	Keeps the programmed CVDD1 level during hibernation 0: power down CVDD1 1: keep CVDD1

Table 151 PMU ENABLE Register

Name		Base		Default
PMU ENABLE		2-wire serial		00h
Offset: 18h		PMU Extension Enable Register		
Enables 12h and 17h to write into extended registers and allows multiplexing supply voltages for monitoring via ADC10. This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description
7		0	n/a	
6:4	DC_TEST	000	R/W	Allows multiplexing internal and external supply voltages to one DC test node which can be further multiplexed to ADC10. The accuracy is 5mV/LSB (see reg. 2Eh) 000: not used 001: AVDD 010: DVDD 011: PVDD1 100: PVDD2 101: CVDD1 110: CVDD2 111: CVDD3
3	PMU_GATE	0	R/W	Enables all settings made in registers 0x17-x at once. If this bit is set, changes are activated as soon as they are written to the related register. 0: no change 1: change at once
0:2	PMU_WR_ENABLE	000	R/W	Enables extended registers 12h-x and 17h-x 000: not used 001: enables 17h-1 for PVDD1 settings enables 12h-1 for OutCntr1 settings 010: enables 17h-2 for PVDD2 settings enables 12h-2 for OutCntr2_SPDIF settings 011: enables 17h-3 for CVDD1 settings enables 12h-3 for PWM settings 100: enables 17h-4 for CVDD2 settings 101: enables 17h-5 for CVDD3 settings 110: enables 17h-6 for hibernation settings 111: not used

Table 152 RTC_WakeUp Register

Name		Base		Default
RTC_WakeUp		2-wire serial		n/a
Offset: 19h		RTC Wake-Up and SRAM Register		
		Sets and enables the RTC wake-up counter and programs the 128bit SRAM. 3 bytes need to be written in a sequence to set the counter. The 3-byte sequence allows to set the counter to every value between 1sec and 8388608sec (=97 days). The MSB of the 3 rd byte enables the wake-up counter. Byte 4 ...19 will program the static 128bit SRAM which is supplied by RVDD. This register is reset at a RVDD-POR.		
Adr.	Byte Name	Default	Access	Bit Description
7:0	WAKE_UP_BYTE0 (1 st write to 0x19 is byte 0)	00h	R/W	0000 0001: 1sec 0000 0010: 2sec 0000 0100: 4sec 0000 1000: 8sec 0001 0000: 16sec 0010 0000: 32sec 0100 0000: 64sec 1000 0000: 128sec
7:0	WAKE_UP_BYTE1 (2 nd write to 0x19 is byte 1)	00h	R/W	0000 0001: 256sec 0000 0010: 512sec 0000 0100: 1 024sec 0000 1000: 2 048sec 0001 0000: 4 096sec 0010 0000: 8 192sec 0100 0000: 16 384sec 1000 0000: 32 768sec
7:0	WAKE_UP_BYTE2 (3 rd write to 0x19 is byte 2)	00h	R/W	000 0001: 65 536sec 000 0010: 131 072sec 000 0100: 262 144sec 000 1000: 524 288sec 001 0000: 1 048 576sec 010 0000: 2 097 152sec 100 0000: 4 194 304sec 0xxx xxxxb = wake-up disabled 1xxx xxxxb = wake-up enabled
7:0	SRAM_128 (4 th ... 19 th write to 0x19 programs the 128bit static SRAM)	00000000	R/W	xxxx xxxb = byte 4 : xxxx xxxb = byte 19

Table 153 USB_UTIL Register

Name		Base		Default
USB_UTIL_DCDC		2-wire serial		00h
Offset: 1Ah		USB Utility Register		
		Controls VBUS output voltage and the external transistor as well as special mode bits for the DCDC step-down converters This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7:6	I_PMOS_GATE	00	R/W	Sets the gate current level into the external PMOS transistor to control the inrush current to VBUS 00: 1µA 01: 2µA 10: 3µA 11: 4µA
5	DCDC_PS_OFF	0	R/W	Disables 200uA power saving in skip mode 0: Power savings ON 1: Power savings OFF
4	DCDC_PMOS_OFF	0	R/W	Disables the PMOS of DCDC step down 1, 2 and 3 to be switched fully on, if the regulator cannot achieve the programmed output voltage anymore. 0: PMOS fully ON 1: PMOS switching
3:2	VBUS_COMP_TH	00	R/W	Sets the threshold for the VBUS comparator. The output can be read in register 25h. 00: 4.5V 01: 3.18V 10: 1.5V 11: 0.6V
1	VBUS_SKIP_ON	0	R/W	Enables the skip mode for the VBUS 1:2 charge pump which increases efficiency for small loads connected to VBUS supply, but increases VBUS supply ripple
0	VBUS_ON	0	R/W	Switches the VBUS output voltage ON and OFF 0: VBUS output voltage disabled 1: VBUS output voltage enabled

Table 154 DCDC15 Register

Name		Base		Default
DCDC15		2-wire serial		00h
Offset: 1Bh		15V DCDC Step-up Control Register		
Controls the back-light current and back-light dim rate. This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description
7	DIM_UP_DOWN	0	R/W	Starts dimming UP/DOWN or switches LED back-light ON/OFF when DIM_RATE = 00b 0: dim DOWN 1: dim UP
6:5	DIM_RATE	00	R/W	Sets the dim rate of the LED back-light current from 0mA to I_BACKLIGHT and vice versa 00: no dimming (immediate ON/OFF) 01: 150ms 10: 300ms 11: 500ms
4:0	I_BACKLIGHT	00000	R/W	Sets the current into pin ISINK in 1.25mA steps (internal current source to control LED backlight current). Setting 11111b enables the voltage feedback mode to supply e.g. OLEDs with a constant voltage supply. 00000: DCDC15 switched off 00001: 1.25mA 00010: 2.5mA .. 11110: 37.5mA 11111: 38.75mA

Table 155 I2S_PLL_OSC Register

Name		Base		Default
I2S_PLL_OSC		2-wire serial		00h
Offset: 1Dh		I2S, PLL and Oscillator Mode Control Registers		
This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description
7	-	-	-	reserved
6	OSC24_PD	0	R/W	Powers the 12-24MHz oscillator down. For operation a 12-24MHz crystal needs to be connected to pins XIN24/XOUT24. 0: 12-24MHz oscillator enabled 1: powered down
5	-	-	-	reserved
4:3	Q24M_DIVIDER	00	R/W	Sets the divider for Q24M clock output or powers Q24M clock output buffer down 00: divide by 1 01: divide by 2 10: divide by 4 11: OFF
2:1	PLL_MODE	00	R/W	Preset of PLL bias for the following sampling frequencies 00: reserved 01: 16-48kS 10: 8-12kS 11: reserved
0	-	-	-	reserved

Table 156 System Register

Name		Base		Default
System		2-wire serial		E1h
Offset: 20h		System Settings Register		
		Controls the powering down conditions of the AFE. The IC can also be emergency shut down by a high level for 5.4sec (or 10.9sec see reg. 24h) at the PWRUP input pin This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7:4	Version <3:0>	1110	R	AFE number to identify the design version 1110: revision 6
3	HEARTBEAT_ON	0	R/W	Heartbeat (HBT) Watchdog The watchdog counter will be reset by a rising edge at the HBT input pin which has to occur at least every 500ms. If the watchdog counter is not reset, the AFE will be powered down. When start-up sequence #16-#25 is selected, no power down is performed but a reset invoked via the XRES output pin (pulse duration = 86µs typ., 60µs min) 0: HBT watchdog is disabled 1: HBT watchdog is enabled
2	JTEMP_OFF	0	R/W	Junction temperature supervision (level can be set in register 21h) 0: temperature supervision enabled 1: temperature supervision disabled
1	WATCHDOG_ON	0	R/W	2-wire serial interface watchdog To reset the watchdog counter a 2-wire serial read operation has to be performed at least every 500ms. If the watchdog counter is not reset, the AFE will be powered down. 0: watchdog is disabled 1: watchdog is enabled
0	PWR_HOLD	1	R/W	0: power up hold is cleared and AFE is powered down 1: set to on after power on

Table 157 Supervisor Register

Name		Base		Default																					
SUPERVISOR		2-wire serial		00h																					
Offset: 21h		Supervisor Register																							
Sets the threshold levels of battery supply and junction temperature supervision. This register is reset at a DVDD-POR.																									
Bit	Bit Name	Default	Access	Bit Description																					
7:5	BVDD_SUP	000	R/W	Sets the threshold (brown-out voltage) at the BVDD input pin for an interrupt at low battery condition $V_{BrownOut}=2.74+BVDD_Sup*60mV$ 000: 2.74V 001: 2.80V ... 110: 3.10V 111: 3.16V																					
4:0	JTEMP_SUP	00000	R/W	Sets the threshold for junction temperature emergency shutdown and junction temperature interrupt Invoke shutdown at: $JTemp_SD=140-JTEMP_Sup*5^{\circ}C$ Invoke interrupt at: $JTemp_IRQ=120-JTEMP_Sup*5^{\circ}C$ <table border="1"> <thead> <tr> <th>JT_Sup</th> <th>IRQ</th> <th>Shutdown</th> </tr> </thead> <tbody> <tr> <td>00000</td> <td>120°C</td> <td>140°C</td> </tr> <tr> <td>00001</td> <td>115°C</td> <td>135°C</td> </tr> <tr> <td>.</td> <td>.</td> <td>.</td> </tr> <tr> <td>.</td> <td>.</td> <td>.</td> </tr> <tr> <td>11110</td> <td>-30°C</td> <td>-10°C</td> </tr> <tr> <td>11111</td> <td>-35°C</td> <td>-15°C</td> </tr> </tbody> </table>	JT_Sup	IRQ	Shutdown	00000	120°C	140°C	00001	115°C	135°C	11110	-30°C	-10°C	11111	-35°C	-15°C
JT_Sup	IRQ	Shutdown																							
00000	120°C	140°C																							
00001	115°C	135°C																							
.	.	.																							
.	.	.																							
11110	-30°C	-10°C																							
11111	-35°C	-15°C																							

Table 158 Charger Register

Name		Base		Default
CHARGER		2-wire serial		00h
Offset: 22h		Charger Control Register		
Sets the charging current, end of charge voltage and battery temp. supervision. This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description
7	BAT_TEMP_OFF	0	R/W	0: enables 15uA supply for external 100k NTC resistor 1: disables supply
6:4	CHG_I	000	R/W	set maximum charging current 111: 400 mA 110: 350 mA 101: 300 mA 100: 250 mA 011: 200 mA 010: 150 mA 001: 100 mA 000: 50 mA
3:1	CHG_V	000	R/W	set maximum charger voltage in 50mV steps 111: 4.25 V 110: 4.2 V .. 001: 3.95 V 000: 3.9 V
0	CHG_OFF	0	R/W	0: enables Charger 1: disables Charger

Table 159 First Interrupt Register

Name		Base		Default
IRQ_ENRD_0		2-wire serial		00h
Offset: 23h		First Interrupt Register		
		Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	CVDD2_EN_SD	0	W	Invokes shut-down of AFE when a -10% under-voltage spike at CVDD2 occurs 0: disable 1: enable
	CVDD2_UNDER	x	R	This bit is set when a -5% under-voltage at CVDD1 occurs
6	CVDD2_EN_IRQ	0	W	Enables interrupt for over-voltage/under-voltage supervision of CVDD2 0: disable 1: enable
	CVDD2_OVER	x	R	This bit is set when a +8% over-voltage at CVDD1 occurs
5	CVDD1_EN_SD	0	W	Invokes shut-down of AFE when a -10% under-voltage spike at CVDD1 occurs 0: disable 1: enable
	CVDD1_UNDER	x	R	This bit is set when a -5% under-voltage at CVDD1 occurs
4	CVDD1_EN_IRQ	0	W	Enables interrupt for over-voltage/under-voltage supervision of CVDD1 0: disable 1: enable
	CVDD1_OVER	x	R	This bit is set when a +8% over-voltage at CVDD1 occurs
3	PVDD2_EN_SD	0	W	Invokes shut-down of AFE when a -10% under-voltage spike at PVDD2 occurs 0: disable 1: enable
	PVDD2_UNDER	x	R	This bit is set when a -5% under-voltage at PVDD2 occurs
2	PVDD2_EN_IRQ	0	W	Enables interrupt for over-voltage/under-voltage supervision of PVDD2 0: disable 1: enable
	PVDD2_OVER	x	R	This bit is set when a +5% over-voltage at PVDD2 occurs
1	PVDD1_EN_SD	0	W	Invokes shut-down of AFE when a -10% under-voltage spike at PVDD1 occurs 0: disable 1: enable
	PVDD1_UNDER	x	R	This bit is set when a -5% under-voltage at PVDD1 occurs
0	PVDD1_EN_IRQ	0	W	Enables interrupt for over-voltage/under-voltage supervision of PVDD1 0: disable 1: enable
	PVDD1_OVER	x	R	This bit is set when a +5% over-voltage at PVDD1 occurs

Table 160 Second Interrupt Register

Name		Base		Default
IRQ_ENRD_1		2-wire serial		00h
Second Interrupt Register				
Offset: 24h		Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	SD_TIME	0	R/W	Control bit which sets the emergency shut-down time from 5.4sec to 10.9sec. The shut-down of AS3517 is invoked by a high signal at the PWRUP input pin. 0: 5.4sec 1: 10.9sec
6		0	n/a	
5	PWRUP_IRQ	0	W	Enables interrupt which is invoked whenever a high signal at the PWRUP input pin occurs 0: disable 1: enable
		x	R	This bit is set whenever a high level of min. BVDD/3 at the PWRUP input pin occurs (PWRUP pin is commonly connected to the power-up button)
4	WAKEUP_IRQ	0	W	Enables interrupt which is invoked whenever a wake-up from RTC wake-up counter occurs 0: disable 1: enable
		X	R	This bit is set when a wake-up has been invoked by the RTC wake-up counter.
3	VOXM2_IRQ	0	W	Enables interrupt which is invoked by reaching a voltage threshold at MIC2 input (voice activation) 0: disable 1: enable
		x	R	This bit is set when a voltage threshold of 5mV _{RMS} (unfiltered) at MIC2 has been reached (voice activation)
2	VOXM1_IRQ	0	W	Enables interrupt which is invoked by reaching a voltage threshold at MIC1 input (voice activation) 0: disable 1: enable
		x	R	This bit is set when a voltage threshold of 5mV _{RMS} (unfiltered) at MIC1 has been reached (voice activation)
1	CVDD3_EN_SD	0	W	Invokes shut-down of AFE when a -10% under-voltage spike at CVDD2 occurs 0: disable 1: enable
	CVDD3_UNDER	x	R	This bit is set when a -5% under-voltage at CVDD1 occurs
0	CVDD3_EN_IRQ	0	W	Enables interrupt for over-voltage/under-voltage supervision of CVDD2 0: disable 1: enable
	CVDD3_OVER	x	R	This bit is set when a +8% over-voltage at CVDD1 occurs

Table 161 Third Interrupt Register

Name		Base		Default
IRQ_ENRD_2		2-wire serial		00h
Third Interrupt Register				
Offset: 25h		Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	BATTEMP_HIGH (level)	0	W	Battery over-temperature interrupt setting. 0: disable 1: enable interrupt if battery temperature exceeds 45°C The interrupt must not be enabled if the charger block and battery temperature supervision is disabled
		x	R	Battery over-temperature interrupt reading 0: battery temperature below 45°C 1: battery temperature was too high and the charger was turned off. The charger will be turned on again, when the temperature gets below 42°C
6	CHG_EOC (level)	0	W	Battery end of charge interrupt setting 0: disable 1: enable The interrupt must not be enabled if the charger block is disabled
		x	R	Battery end of charge interrupt reading 0: battery charging in progress 1: charging is complete, charging current is below 10% of nominal current, turn off charger To check end of charge again the charger has to be turned on.
5	CHG_STATUS	x	R	0: no charger input source connected 1: charger input source connected, also valid if charger is connected during wakeup
4	CHG_CHANGED (status change)	0	W	Charger input status change interrupt setting 0: disable 1: enables an interrupt on a low to high or high to low change of CHGIN pin.
		x	R	Charger input status change interrupt reading 0: charger input status not changed 1: charger input status changed, check CHG_STATUS
3	USB_STATUS	x	R	0: no USB input connected 1: USB input connected, also valid if USB is connected during wakeup. The threshold can be set in the USB_UTIL register (1Ah)
2	USB_CHANGED (status change)	0	W	USB input status change interrupt setting 0: disable 1: enables an interrupt on a low to high or high to low change of VBUS pin. The threshold can be set in the USB_UTIL register (1Ah)
		x	R	USB input status change interrupt reading 0: USB input status not changed 1: USB input status changed, check USB_STATUS

Name		Base		Default
IRQ_ENRD_2		2-wire serial		00h
Offset: 25h		Third Interrupt Register		
		Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
1	RVDD_LOW (level)	0	W	Real time clock supply (RVDD) under-voltage interrupt setting 0: disable 1: enable
		x	R	Real time clock supply interrupt reading 0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up even if the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernation or shutdown. For a valid reading, the interrupt has to be enabled first.
0	BVDD_LOW (level)	0	W	BVDD under-voltage supervisor interrupt setting 0: disable 1: enable
		x	R	BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24h)

Table 162 Fourth Interrupt Register

Name		Base		Default
IRQ_ENRD_3		2-wire serial		0x00
Fourth Interrupt Register				
Offset: 26h		Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7	JTEMP_HIGH (level)	0	W	Supervisor junction over-temperature interrupt setting 0: disable 1: enable
		x	R	Supervisor junction over-temperature interrupt reading 0: chip temperature below threshold 1: chip temperature has reached the threshold The threshold can be set in the SUPERVISOR register (21h)
6		0	n/a	
5	HPH_OVC (level)	0	W	Headphone over-current interrupt setting 0: disable 1: enable The interrupt must not be enabled if the headphone block is disabled
		x	R	Headphone over-current interrupt reading 0: no over-current detected 1: headphone over-current detected, headphone amplifier was shut down. The current thresholds are 150mA at HPR / HPL pin or 300mA at HPCM pin. The shut-down time can be set in HPH_OUT_R register (0x02)
4	I2S_STATUS	x	R	0: no LRCK on I2S interface detected 1: LRCK on I2S interface present
3	I2S_CHANGED (status change)	0	W	I2S input status change interrupt setting 0: disable 1: enable
		x	R	I2S input status change interrupt reading 0: I2S input status not changed 1: I2S input status changed, check I2S_status
2	MIC2_CONNECT (level)	0	W	Microphone 2 connect detection interrupt setting 0: disable 1: enable
		x	R	Microphone 2 connect detection interrupt reading 0: no microphone connected to MIC input 1: microphone connected at MIC input. This interrupt is only invoked when the microphone stage is powered down. The IRQ will be released after enabling the microphone stage. Detecting a microphone during operation has to be done by measuring the supply current.
1	MIC1_CONNECT (level)	0	W	Microphone 1 connect detection interrupt setting 0: disable 1: enable

Name		Base		Default
IRQ_ENRD_3		2-wire serial		0x00
Offset: 26h		Fourth Interrupt Register		
		Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
		x	R	Microphone 1 connect detection interrupt reading 0: no microphone connected to MIC input 1: microphone connected at MIC input. This interrupt is only invoked when the microphone stage is powered down. The IRQ will be released after enabling the microphone stage. Detecting a microphone during operation has to be done by measuring the supply current.
0	HPH_CONNECT (level)	0	W	Headphone connect detection interrupt setting 0: disable 1: enable
		x	R	Headphone connect detection interrupt reading 0: no headphone connected 1: headphone connected This interrupt is only invoked when the headphone stage is powered down. The IRQ will be released after enabling the headphone stage. Detecting a headphone during operation is not possible.

Table 163 Fifth Interrupt Register

Name		Base		Default
IRQ_ENRD_4		2-wire serial		0x00
Fifth Interrupt Register				
Offset: 27h		Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description
7:6	T_DEB<1:0>	00	R/W	Sets the USB and Charger connect de-bounce time: 00: 512ms 01: 256ms 10: 128ms 11: 0ms
5	XIRQ_AH	0	R/W	Sets the active output state of the XIRQ line: 0: IRQ is active low 1: IRQ is active high
4	XIRQ_PP	0	R/W	Sets the XIRQ output buffer type: 0: IRQ output is open drain 1: IRQ output is push pull
3	REM2_DET (edge)	0	W	Microphone 2 remote key press detection interrupt setting 0: disable 1: enable
		x	R	Microphone 2 remote key press detection interrupt reading 0: no key press detected 1: Microphone 2 supply current got increased, remote key press detected -> measure MICS supply current
2	REM1_DET (edge)	0	W	Microphone 1 remote key press detection interrupt setting 0: disable 1: enable
		x	R	Microphone 1 remote key press detection interrupt reading 0: no key press detected 1: Microphone 1 supply current got increased, remote key press detected -> measure MICS supply current
1	RTC_UPDATE (edge)	0	W	RTC timer interrupt setting 0: disable 1: enable
		x	R	RTC timer interrupt reading 0: no RTC interrupt occurred 1: RTC timer interrupt occurred. Selecting minute or second interrupt can be done via RTCT register (29h)
0	ADC_EOC (edge)	0	W	ADC end of conversion interrupt setting 0: disable 1: enable
		x	R	ADC end of conversion interrupt reading 0: ADC conversion not finished 1: ADC conversion finished. Read out ADC_0 and ADC_1 register to get the result (2Eh & 2Fh)

Table 164 RTCV Register

Name		Base		Default
RTCV		2-wire serial		23h
Offset: 28h		RTC Voltage Register		
This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description
7:4	V_RVDD	0010	R/W	Selects the RVDD output voltage level (1V to 2.5V) Default: 1.2V $RVDD = 1V + V_RVDD * 0.1V$
3:2				
1	RTC_ON	1	R/W	RTC counter clock control: 0: Disable clock for RTC counter 1: Enables clock for RTC counter
0	OSC32_ON	1	R/W	Switches the 32kHz oscillator ON A 32kHz watch crystal need to be connected to pins XIN32/XOUT32 0: Disable 32kHz oscillator 1: Enables 32kHz oscillator

Table 165 RTCV Register

Name		Base		Default
RTCT		2-wire serial		40h
Offset: 29h		RTC Timing Register		
This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description
7	IRQ_MIN	0	R/W	0: generates an interrupt every second 1: generates an interrupt every minute The interrupt has to be enable in IRQ_ENRD_4 (27h)
6:0	RTC_TBC<6:0>	1000000	R/W	These bits are used to correct the inaccuracy of the used 32kHz crystal. Trimming register for RTC, 128 steps @ 7.6ppm 000000: 1 (7.6ppm) 000001: 2 (15.2ppm) ... 100000: 64 (488ppm) ... 111110: 126 (960.8ppm) 111111: 127 (968.4ppm)

Table 166 RTC_0 to RTC_3 Register

Name		Base		Default
RTC_0 to RTC_3		2-wire serial		00 00 00 00h
Offset: 2Ah to 2Dh		RTC Time-base Seconds Register		
This register is reset at a RVDD-POR.				
Adr.	Byte Name	Default	Access	Bit Description
2Ah	RTC_0	00h	R/W	QRTC<7:0>; RTC seconds bits 0 to 7
2Bh	RTC_1	00h	R/W	QRTC<15:8>; RTC seconds bits 8 to 15
2Ch	RTC_2	00h	R/W	QRTC<23:9>; RTC seconds bits 9 to 23
2Dh	RTC_3	00h	R/W	QRTC<31:24>; RTC seconds bits 24 to 31

Table 167 ADC_0 Register

Name		Base		Default
ADC_0		2-wire serial		0000 00xx
Offset: 2Eh		First 10-bit ADC Register		
Writing to this register will start the measurement of the selected source. This register is reset at a DVDD-POR, exception are bit 8 and 9.				
Bit	Bit Name	Default	Access	Bit Description
7:4	ADC_Source	00000000	R/W	Selects ADC input source 0000: CHGOUT 0001: BVDDR 0010: defined by DC_TEST in register 0x18 0011: CHGIN 0100: VBUS 0101: BatTemp 0110: MIC1S 0111: MIC2S 1000: VBE_1uA 1001: VBE_2uA 1010: I_MIC1S 1011: I_MIC1S 1100: RVDD 1101: reserved 1110: reserved 1101: reserved
3:2		00	n/a	
1:0	ADC<9:8>	xx	R/W	ADC result bit 9 to 8

Table 168 ADC_1 Register

Name		Base		Default
ADC_1		2-wire serial		xxxx xxxx
Offset: 2Fh		Second 10-bit ADC Register		
This register is not reset.				
Bit	Bit Name	Default	Access	Bit Description
7:0	ADC<7:0>	xxxx xxxx	R/W	ADC result bit 7 to 0

Table 169 UID_0 to UID_7 Register

Name		Base		Default
UID_0 to UID_7		2-wire serial		n/a
Offset: 38h to 3Fh		Unique ID Register		
This register is read only and is not reset.				
Adr.	Byte Name	Default	Access	Bit Description
38h	UID_0	n/a	R	Unique ID byte 0
39h	UID_1	n/a	R	Unique ID byte 1
3Ah	UID_2	n/a	R	Unique ID byte 2
3Bh	UID_3	n/a	R	Unique ID byte 3
3Ch	UID_4	n/a	R	Unique ID byte 4
3Dh	UID_5	n/a	R	Unique ID byte 5
3Eh	UID_6	n/a	R	Unique ID byte 6
3Fh	UID_7	n/a	R	Unique ID byte 7

ams AG
Technical content still valid

7 Pinout and Packaging

7.1 Package Variants

CTBGA (Thin ChipArray BGA) package technology is used for multi-chip-module (MCM) packaging. The following package variants are available for the product:


Table 170 Package Options

Product Code	Package	Balls	Ball Matrix	Pitch [mm]	Height [mm]	Size [mm]	Application
AS3527	CTBGA	224	15x15, 7 Row	0.8	1.2	13x13	with external SDRAM interface

7.2 CTBGA224 Package Drawings

7.2.1 Marking

Figure 69 CTBGA224 Package Marking




Top View

Package Code AYYWWZZZ

A	Y	WW	ZZZ
A ... for PB free	Year	working week assembly/packaging	Free choice

Figure 70 CTBGA224 Package Drawing



7.2.2 CTBGA224 Package Ball-out

Figure 71 CTBGA224 Package Ball-out

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A	jtag_tms	xpc_7	xpc_3	xpa_2	mpmc_addr_3	mpmc_addr_9	mpmc_addr_17	mpmc_cas_n	mpmc_bls_n_0	mpmc_data_5	mpmc_data_13	ide_ha_0	naf_d_1	dbop_d14	vdd_peri
B	jtag_tdi	jtag_tck	xpc_5	xpa_0	mpmc_addr_1	mpmc_addr_11	mpmc_addr_19	vss_mem	vdd_mem	mpmc_data_7	mpmc_data_15	naf_d_7	naf_d_4	naf_d_2	vss_peri
C	i2si_sdata_in	jtag_trst_n	xpc_6	xpc_1	xpa_6	mpmc_addr_7	mpmc_addr_15	vss_mem	vdd_mem	mpmc_data_9	ssp_fffout	naf_d_5	naf_d_0	naf_d_8	dbop_d15
D	i2si_lrclk_out	tmsel	jtag_tdo	xpc_4	xpa_4	mpmc_addr_5	mpmc_addr_13	mpmc_dqm_0	mpmc_stcs_n_0	mpmc_oe_n	ssp_rxd	ide_ha_2	naf_d_3	naf_d_14	naf_d_11
E	clk_ext	clk_sel	i2si_sclk_out	i2si_mclk	xpc_0	mpmc_addr_8	mpmc_addr_14	mpmc_clk_0	mpmc_dyces_n_1	mpmc_data_1	mpmc_data_11	naf_d_9	naf_d_13	naf_d_15	naf_ce0_n
F	id_dig	usb_vdda33t	VBUS	xpc_2	xpa_7	mpmc_addr_6	mpmc_addr_16	mpmc_cke_0	mpmc_we_n	mpmc_data_3	naf_d_10	naf_d_12	naf_ale	naf_cle	naf_bsy_n
G	usb_dp	usb_vssa33t	dbop_d12	xpa_1	mpmc_addr_0	mpmc_addr_18	mpmc_clk_1	mpmc_data_10	mpmc_data_12	ide_reset_n	naf_d_6	naf_wp_n	naf_ce3_n	naf_we_n	xpd_3
H	usb_dm	usb_vssa33t	dbop_d13	xpa_3	mpmc_addr_10	mpmc_addr_20	mpmc_data_8		ssp_clkout	ide_ha_1	naf_ce1_n	naf_re_n	xpd_0	xpd_4	xpd_7
J	usb_vssa33c	usb_rext	usb_vdda33c	xpa_5	mpmc_addr_12	mpmc_cke_1	mpmc_ras_n	mpmc_data_6	mpmc_data_14	ssp_txd	naf_ce2_n	xpd_1	xpd_2	xpd_5	xpd_6
K	vdd_core	vdd_core	SDO	usb_xo	mpmc_addr_4	mpmc_dyces_n_0	mpmc_bls_n_1	mpmc_data_4	xpb_4	xpb_3	xpb_2	xpb_5	xpb_7	VSS_15V	SW_15V
L	vss_core	vss_core	Q32K	mpmc_addr_2	mpmc_fbckin0	mpmc_dqm_1	mpmc_stcs_n_1	mpmc_data_0	mpmc_data_2	xpb_0	xpb_1	xpb_6	CVDD3	ISINK	LX3
M	CHG_IN	BATTEMP	CSDA	CACL	XRES	INTRQ	PWGD	CHG_OUT	PVDD1	PVDD2	CP_CP	CN_GEXT	CVDD2	BVSSC	BVSSC
N	XIN_32k	XOUT_32k	RVDD	BVDDR	VPRG1	MSUP1	MSUP2	BVDD	BVDD	USBH_CSP	USBH_CSN	USBH_PG	CVDD1	BVDDC	BVDDC
P	vss_peri	DVDD	FVDD	AVDD	VREF	MIC1_N	MIC2_N	LIN2L	LOUT2L	LIN1L	LOUT1L	HPGND	BVDDA	BVSSA	LX2
R	XIN_24M	XOUT_24M	PWRUP	AVSS	AGND	MIC1_P	MIC2_P	LIN2R	LOUT2R	LIN1R	LOUT1R	HPCM	HPR	HPL	LX1

7.2.3 CTBGA224 Ball List

Table 171 CTBGA224 Ball List

Ball Nr. BGA224	Ball Name	PAD Type	I/O	Ball Description
M5	XRES resetext_n	DO D IN ST	O I	<i>XRES</i> is generated by the PMU subsystem and connected to reset input (active low) on the BGA
	CLK_OUT clk_int	DO D IN ST	O I	<i>CLK_OUT</i> is output of 20-24MHz crystal oscillator clock and connected to <i>clk_int</i> on the BGA
E1	clk_ext	D IN ST PD	I	external clock input (10-26MHz)
E2	clk_sel	D IN ST PD	I	clock select 0 (low): clock from internal oscillator is used 1 (high): clock from pad <i>clk_ext</i> is used
D2	tmsel	D IN ST PD	I	test mode select For testing purpose only, has to be set to "0".
F1	id_dig	D IN ST (PU)	I	USB mini receptacle identifier Has to be connected to USB jack ID pin.
Port A				
B4	xpa[0]	D IO ST PD LSR	IO	GPIO IO, Port A
G4	xpa[1]	D IO ST PD LSR	IO	GPIO IO, Port A
A4	xpa[2]	D IO ST PD LSR	IO	GPIO IO, Port A
H4	xpa[3]	D IO ST PD LSR	IO	GPIO IO, Port A
D5	xpa[4]	D IO ST PD LSR	IO	GPIO IO, Port A
J4	xpa[5]	D IO ST PD LSR	IO	GPIO IO, Port A
C5	xpa[6]	D IO ST PD LSR	IO	GPIO IO, Port A
F5	xpa[7]	D IO ST PD LSR	IO	GPIO IO, Port A
Port B / DISPLAY / UART				
L10	xpb[0]	D IO ST PD LSR	IO	GPIO IO, Port B
	mPMC_stcs1mw[0]]*		I	static memory chip memory width setting for boot loader 0: 8 bit data bus 1: 16 bit data bus The value is latched at reset.
	dbop_c0		O	DISPLAY control output
L11	xpb[1]	D IO ST PD LSR	IO	GPIO IO, Port B
	mPMC_stcs1pol*		I	static memory chip select polarity setting for boot loader 0: active LOW chip select 1: active high chip select The value is latched at reset.
	dbop_c1		O	DISPLAY control output
K11	xpb[2]	D IO ST PD LSR	IO	GPIO IO, Port B
	mPMC_stcs1pb*		I	static memory byte lane polarity setting for boot loader 0: HIGH for reads, LOW for writes, used for we_n access 1: LOW for reads, LOW for writes, used for upper and lower byte access The value is latched at reset.
	dbop_c2		O	DISPLAY control output
K10	xpb[3]	D IO ST PD LSR	IO	GPIO IO, Port B
	mPMC_rel1config*		I	test mode configuration (for testing purpose only !!!) The value is latched at reset.
	dbop_c3		O	DISPLAY control output
K9	xpb[4]	D IO ST PD LSR	IO	GPIO IO, Port B
	dbop_d[8]		IO	DISPLAY data input/output (high byte)
K12	xpb[5]	D IO ST PD LSR	IO	GPIO IO, Port B
	dbop_d[9]		IO	DISPLAY data input/output (high byte)

Ball Nr. BGA224	Ball Name	PAD Type	I/O	Ball Description
L12	xpb[6]	D IO ST PU LSR	IO	GPIO IO, Port B
	uart_rxd		I	UART receive line
	dbop_d[10]		IO	DISPLAY data input/output (high byte)
K13	xpb[7]	D IO ST PU LSR	IO	GPIO IO, Port B
	uart_txd		O	UART transmit line
	dbop_d[11]		IO	DISPLAY data input/output (high byte)
Port C / DISPLAY / 2-WIRE SERIAL				
E5	xpc[0]	D IO ST PD LSR	IO	GPIO IO, Port C
	IntBootSel*		I	BOOT LOADER source select input 1: internal ROM 0: external ROM/Flash
	dbop_d[0]		IO	DISPLAY data input/output (low byte)
C4	xpc[1]	D IO ST PD LSR	IO	GPIO IO, Port C
	boot_sel[0]		I	BOOT LOADER type select input
	dbop_d[1]		IO	DISPLAY data input/output (low byte)
F4	xpc[2]	D IO ST PD LSR	IO	GPIO IO, Port C
	boot_sel[1]		I	BOOT LOADER type select input
	dbop_d[2]		IO	DISPLAY data input/output (low byte)
A3	xpc[3]	D IO ST PD LSR	IO	GPIO IO, Port C
	boot_sel[2]		I	BOOT LOADER type select input
	dbop_d[3]		IO	DISPLAY data input/output (low byte)
D4	xpc[4]	D IO ST PD LSR	IO	GPIO IO, Port C
	dbop_d[4]		IO	DISPLAY data input/output (low byte)
B3	xpc[5]	D IO ST PD LSR	IO	GPIO IO, Port C
	dbop_d[5]		IO	DISPLAY data input/output (low byte)
C3	xpc[6]	D IO ST PU LSR	IO	GPIO IO, Port C
	cmd_ms_sck		IO	2-WIRE SERIAL master/slave clock line
	dbop_d[6]		IO	DISPLAY data input/output (low byte)
A2	xpc[7]	D IO ST PU LSR	IO	GPIO IO, Port C
	cmd_ms_sda		IO	2-WIRE SERIAL master/slave data line
	dbop_d[7]		IO	DISPLAY data input/output (low byte)
Port D / SD Card / Memory Stick				
H13	xpd[0]	D IO ST LSR	IO	GPIO IO, Port D
	mci_dat[0]		IO	MMC/SD data line
	ms_sdio[0]		IO	MEMORY STICK data line
J12	xpd[1]	D IO ST LSR	IO	GPIO IO, Port D
	mci_dat[1]		IO	MMC/SD data line
	ms_sdio[1]		IO	MEMORY STICK data line
J13	xpd[2]	D IO ST LSR	IO	GPIO IO, Port D
	mci_dat[2]		IO	MMC/SD data line
	ms_sdio[2]		IO	MEMORY STICK data line
G15	xpd[3]	D IO ST LSR	IO	GPIO IO, Port D
	mci_dat[3]		IO	MMC/SD data line
	ms_sdio[3]		IO	MEMORY STICK data line
H14	xpd[4]	D IO ST LSR	IO	GPIO IO, Port D
	mci_cmd		O	MMC/SD command line
	ms_sclk		O	MEMORY STICK clock line
J14	xpd[5]	D IO ST LSR	IO	GPIO IO, Port D

Ball Nr. BGA224	Ball Name	PAD Type	I/O	Ball Description
	mci_clk		O	MMC/SD clock line
	ms_bs		O	MEMORY STICK bus state
J15	xpd[6]	D IO ST LSR	IO	GPIO IO, Port D
	mci_fbclk		I	MMC/SD feedback clock
	ms_fbclk		I	MEMORY STICK feedback clock
H15	xpd[7]	D IO ST LSR	IO	GPIO IO, Port D
	mci_rod		O	MMC/SD resistor open drain control
2-wire serial Audio Master				
M4	CSCL	D IO ST PU LSR	O	2-wire serial audio master clock line used for controlling the audio/PMU sub system
M3	CSDA	D IO ST PU LSR	O	2-wire serial audio master data line used for controlling the audio/PMU sub system
Serial Synchronous Port				
C11	ssp_fssout	D IO ST PU LSR	O	SSP master, frame or slave select
	ssp_fssin		I	SSP slave, frame select
H9	ssp_clkout	D IO ST PU LSR	O	SSP master, clock line
	ssp_clkin		I	SSP slave, clock line
D11	ssp_rxd	D IO ST PU LSR	I	SSP receive data input
J10	ssp_txd	D IO ST PU LSR	O	SSP transmit data output
NandFlash / IDE				
C13	naf_d[0]	D IO ST PD LSR	IO	NAND FLASH data line (low byte)
	ide_hd[0]		IO	IDE data line (low byte)
A13	naf_d[1]	D IO ST PD LSR	IO	NAND FLASH data line (low byte)
	ide_hd[1]		IO	IDE data line (low byte)
B14	naf_d[2]	D IO ST PD LSR	IO	NAND FLASH data line (low byte)
	ide_hd[2]		IO	IDE data line (low byte)
D13	naf_d[3]	D IO ST PD LSR	IO	NAND FLASH data line (low byte)
	ide_hd[3]		IO	IDE data line (low byte)
B13	naf_d[4]	D IO ST PD LSR	IO	NAND FLASH data line (low byte)
	ide_hd[4]		IO	IDE data line (low byte)
C12	naf_d[5]	D IO ST PD LSR	IO	NAND FLASH data line (low byte)
	ide_hd[5]		IO	IDE data line (low byte)
G11	naf_d[6]	D IO ST PD LSR	IO	NAND FLASH data line (low byte)
	ide_hd[6]		IO	IDE data line (low byte)
B12	naf_d[7]	D IO ST PD LSR	IO	NAND FLASH data line (low byte)
	ide_hd[7]		IO	IDE data line (low byte)
C14	naf_d[8]	D IO ST PD LSR	IO	NAND FLASH data line (high byte)
	ide_hd[8]		IO	IDE data line (high byte)
E12	naf_d[9]	D IO ST PD LSR	IO	NAND FLASH data line (high byte)
	ide_hd[9]		IO	IDE data line (high byte)
F11	naf_d[10]	D IO ST PD LSR	IO	NAND FLASH data line (high byte)
	ide_hd[10]		IO	IDE data line (high byte)
D15	naf_d[11]	D IO ST PD LSR	IO	NAND FLASH data line (high byte)
	ide_hd[11]		IO	IDE data line (high byte)
F12	naf_d[12]	D IO ST PD LSR	IO	NAND FLASH data line (high byte)
	ide_hd[12]		IO	IDE data line (high byte)
E13	naf_d[13]	D IO ST PD LSR	IO	NAND FLASH data line (high byte)
	ide_hd[13]		IO	IDE data line (high byte)

Ball Nr. BGA224	Ball Name	PAD Type	I/O	Ball Description
D14	naf_d[14]	D IO ST PD LSR	IO	NAND FLASH data line (high byte)
	ide_hd[14]		IO	IDE data line (high byte)
E14	naf_d[15]	D IO ST PD LSR	IO	NAND FLASH data line (high byte)
	ide_hd[15]		IO	IDE data line (high byte)
F14	naf_cle	D IO ST LSR	O	NAND FLASH command latch enable
	ide_dmarq		I	IDE DMA request used for DMA data transfers between host and device
F13	naf_ale	D IO ST LSR	O	NAND FLASH address latch enable
	ide_iordy		I	IDE IO ready signal used by device to extend host data transfer cycles
G12	naf_wp_n	D IO ST PD LSR	O	NAND FLASH write protect not
	ide_intrq		I	IDE interrupt request used by device to interrupt the host controller
E15	naf_ce0_n	D IO ST LSR	O	NAND FLASH chip enable
	ide_cs0_n		O	IDE chip select 0 used by the host to select command block registers in the device
H11	naf_ce1_n	D IO ST LSR	O	NAND FLASH chip enable
	ide_cs1_n		O	IDE chip select 1 used by the host to select control block registers in the device
J11	naf_ce2_n	D IO ST LSR	O	NAND FLASH chip enable
	ide_hiown		O	IDE host IO write strobe
G13	naf_ce3_n	D IO ST LSR	O	NAND FLASH chip enable
	ide_hiorn		O	IDE host IO read strobe
G14	naf_we_n	D IO ST LSR	O	NAND FLASH write enable not
	ide_dackn		O	IDE DMA acknowledge used by the host to initiate DMA data transfers
H12	naf_re_n	D IO ST LSR	O	NAND FLASH read enable not
	ide_npcblid		I	IDE primary channel cable ID detect
F15	naf_bsy_n	D IO ST LSR	I	NAND FLASH ready / busy not
	ide_nschlid		I	IDE secondary channel cable ID select
A12	ide_ha[0]	D OUT LSR	O	IDE host address
H10	ide_ha[1]	D OUT LSR	O	IDE host address
D12	ide_ha[2]	D OUT LSR	O	IDE host address
G10	ide_reset_n	D OUT LSR	O	IDE reset not, used by the host to reset the device
I2S Input				
K3	i2si_sdata SDO	D IN ST DO	I O	I2S data input data output from audio sub system to digital core, <i>SDO</i> and <i>i2si_sdata</i> are connected on the BGA
E3	i2si_sclk_out	D IO ST LSR	O	I2S master serial clock serial clock output for external ADC if AS3527 is I2S master
	i2si_sclk_in		I	I2S slave serial clock serial clock input for external ADC if AS3527 is I2S slave
D1	i2si_lrck_out	D IO ST LSR	O	I2S master, left/right clock left/right clock output for external ADC if AS3527 is I2S master
	i2si_lrck_in		I	I2S slave, left/right clock left/right clock input for external ADC if AS3527 is I2S master
E4	i2si_mclk	D OUT LSR	O	I2S master, master clock

Ball Nr. BGA224	Ball Name	PAD Type	I/O	Ball Description
C1	i2si_sdata_in	D IN ST PD	I	I2S data input data input from external audio ADC
	spdif_data_in		I	SPDIF data input data input for SPDIF to I2S conversion
Audio Subsystem IRQ				
M6	INTRQ	DO	O	used by the audio/PMU subsystem to interrupt the digital core, <i>INTRQ</i> and <i>intrq</i> are connected on the BGA
	intrq	D IN ST	I	
JTAG Debugging IF				
C2	jtag_trst_n	D IN ST PD	I	JTAG reset not
A1	jtag_tms	D IN ST PU	I	JTAG mode select
B2	jtag_tck	D IN ST PU	I	JTAG clock
B1	jtag_tdi	D IN ST PU	I	JTAG data input
D3	jtag_tdo	D IO ST PU LSR	O	JTAG data output
External Memory IF				
G5	mpmc_addr[0]	D OUT LSR LV	O	EXT. MEMORY address line
B5	mpmc_addr[1]	D OUT LSR LV	O	EXT. MEMORY address line
L4	mpmc_addr[2]	D OUT LSR LV	O	EXT. MEMORY address line
A5	mpmc_addr[3]	D OUT LSR LV	O	EXT. MEMORY address line
K5	mpmc_addr[4]	D OUT LSR LV	O	EXT. MEMORY address line
D6	mpmc_addr[5]	D OUT LSR LV	O	EXT. MEMORY address line
F6	mpmc_addr[6]	D OUT LSR LV	O	EXT. MEMORY address line
C6	mpmc_addr[7]	D OUT LSR LV	O	EXT. MEMORY address line
E6	mpmc_addr[8]	D OUT LSR LV	O	EXT. MEMORY address line
A6	mpmc_addr[9]	D OUT LSR LV	O	EXT. MEMORY address line
H5	mpmc_addr[10]	D OUT LSR LV	O	EXT. MEMORY address line
B6	mpmc_addr[11]	D OUT LSR LV	O	EXT. MEMORY address line
J5	mpmc_addr[12]	D OUT LSR LV	O	EXT. MEMORY address line
D7	mpmc_addr[13]	D OUT LSR LV	O	EXT. MEMORY address line
E7	mpmc_addr[14]	D OUT LSR LV	O	EXT. MEMORY address line
C7	mpmc_addr[15]	D OUT LSR LV	O	EXT. MEMORY address line
F7	mpmc_addr[16]	D OUT LSR LV	O	EXT. MEMORY address line
A7	mpmc_addr[17]	D OUT LSR LV	O	EXT. MEMORY address line
G6	mpmc_addr[18]	D OUT LSR LV	O	EXT. MEMORY address line
B7	mpmc_addr[19]	D OUT LSR LV	O	EXT. MEMORY address line
H6	mpmc_addr[20]	D OUT LSR LV	O	EXT. MEMORY address line
F8	mpmc_cke[0]	D OUT LSR LV	O	EXT. MEMORY clock enable 0 used for SDRAM devices only
J6	mpmc_cke[1]	D OUT LSR LV	O	EXT. MEMORY clock enable 1 used for SDRAM devices only
E8	mpmc_clk[0]	D OUT LSR LV	O	EXT. MEMORY clock 0 used for SDRAM devices only
G7	mpmc_clk[1]	D OUT LSR LV	O	EXT. MEMORY clock 1 used for SDRAM devices only
L5	mpmc_fbclk_in	D IO ST PD LSR LV	O	EXT. MEMORY feedback clock used for SDRAM devices only
D8	mpmc_dqm[0]	D OUT LSR LV	O	EXT. MEMORY data mask 0 used for SDRAM devices and static memories
L6	mpmc_dqm[1]	D OUT LSR LV	O	EXT. MEMORY data mask 1 used for SDRAM devices and static memories
A8	mpmc_cas_n	D OUT LSR LV	O	EXT. MEMORY column address strobe not

Ball Nr. BGA224	Ball Name	PAD Type	I/O	Ball Description
				used for SDRAM devices only
K6	mpmc_dycs_n[0]	D OUT LSR LV	O	EXT. MEMORY dynamic memory chip select 0 not used for SDRAM devices only
E9	mpmc_dycs_n[1]	D OUT LSR LV	O	EXT. MEMORY dynamic memory chip select 1 not used for SDRAM devices only
J7	mpmc_ras_n	D OUT LSR LV	O	EXT. MEMORY row address strobe not used for SDRAM devices only
F9	mpmc_we_n	D OUT LSR LV	O	EXT. MEMORY write enable not used for SDRAM devices and static memories
D9	mpmc_stcs_n[0]	D OUT LSR LV	O	EXT. MEMORY static memory chip select 0 not used for static memory devices only
L7	mpmc_stcs_n[1]	D OUT LSR LV	O	EXT. MEMORY static memory chip select 0 not used for static memory devices only
A9	mpmc_bls_n[0]	D OUT LSR LV	O	EXT. MEMORY byte lane select 0 not used for static memory devices only
K7	mpmc_bls_n[1]	D OUT LSR LV	O	EXT. MEMORY byte lane select 1 not used for static memory devices only
D10	mpmc_oe_n	D OUT LSR LV	O	EXT. MEMORY output enable not used for static memory devices only
L8	mpmc_data[0]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
E10	mpmc_data[1]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
L9	mpmc_data[2]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
F10	mpmc_data[3]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
K8	mpmc_data[4]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
A10	mpmc_data[5]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
J8	mpmc_data[6]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
B10	mpmc_data[7]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
H7	mpmc_data[8]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
C10	mpmc_data[9]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
G8	mpmc_data[10]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
E11	mpmc_data[11]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
G9	mpmc_data[12]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
A11	mpmc_data[13]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
J9	mpmc_data[14]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
B11	mpmc_data[15]	D IO ST PD LSR LV	IO	EXT. MEMORY data line
DBOP				
G3	dbop_d[12]	D IO ST PD LSR	IO	DISPLAY data input/output (high byte)
H3	dbop_d[13]	D IO ST PD LSR	IO	DISPLAY data input/output (high byte)
A14	dbop_d[14]	D IO ST PD LSR	IO	DISPLAY data input/output (high byte)
C15	dbop_d[15]	D IO ST PD LSR	IO	DISPLAY data input/output (high byte)
USB 2.0 OTG				
F2	usb_vdda33t	PWP_VD_RDO_3V	P	USB 3.3V analog power supply for OTG transceiver block
J1	usb_vssa33c	PWP_VS_RDO_3V	P	USB 3.3V analog ground for common block
H2	usb_vssa33t	PWP_VS_RDO_3V	P	USB 3.3V analog ground supply for OTG transceiver block
G2	usb_vssa33t	PWP_VS_RDO_3V	P	USB 3.3V analog ground supply for OTG transceiver block
G1	usb_dp	USB_ESD_5VT	A	USB D+ signal from USB cable
H1	usb_dm	USB_ESD_5VT	A	USB D- signal from USB cable
K4	usb_xo	ANA_BI_DNR_3V	A	USB test pin; can be tied to ground or left floating
J2	usb_rext	ANA_BI_RXT_3V	A	USB external resistor connect analog signal to the external resistor for setting the bias current of the USB 2.0 OTG PHY, voltage level is 1.1-1.3V

Ball Nr. BGA224	Ball Name	PAD Type	I/O	Ball Description
J3	usb_vdda33c	PWP_VD_ANA_3V	P	USB 3.3V analog power supply for common block
F3	VBUS usb_vbus	USB20_VBUS_5VT_O TG	AO AIO	USB 5V supply generated by the PMU subsystem, VBUS and usb_vbus are connected on the BGA USB mini receptacle Vbus
Supply Balls				
K1	vdd_core	P	P	1.2V core power supply
K2	vdd_core	P	P	1.2V core power supply
B9	vdd_mem	P	P	3.3V (2.5V) external memory power supply
C9	vdd_mem	P	P	3.3V (2.5V) external memory power supply
A15	vdd_peri	P	P	3.3V peripheral power supply
L1	vss_core	P	P	1.2V core ground supply
L2	vss_core	P	P	1.2V core ground supply
B8	vss_mem	P	P	3.3V (2.5V) external memory ground supply
C8	vss_mem	P	P	3.3V (2.5V) external memory ground supply
B15	vss_peri	P	P	3.3V peripheral ground supply
P1	vss_peri	P	P	3.3V peripheral ground supply
AFE Balls				
R5	AGND	AIO	IO	analog reference (AVDD/2) decoupling cap terminal (10uF)
P4	AVDD	P	P	Analog Circuit VDD, connected to LDO1 on BGA substrate
R4	AVSS	P	P	Analog Circuit VSS
M2	BATTEMP	AIO	IO	charger battery temperature sensor input (NTC 100k)
N8	BVDD	P	P	audio/PMU subsystem power supply (max. 5.5V)
N9	BVDD	P	P	audio/PMU subsystem power supply (max. 5.5V)
P13	BVDDA	P	P	positive (battery) supply of headphone amplifier, 5.5V max.
N14	BVDDC	P	P	positive (battery) supply of DCDC converters DCDC1, DCDC2, DCDC3, 5.5V max
N15	BVDDC	P	P	positive (battery) supply of DCDC converters DCDC1, DCDC2, DCDC3, 5.5V max
N4	BVDDR	P	P	RTC Positive (Battery) Supply terminal, 5.5V max
P14	BVSSA	P	P	speaker amplifier ground supply
M14	BVSSC	P	P	negative supply terminal of DCDC converters DCDC1, DCDC2, DCDC3, 5.5V max
M15	BVSSC	P	P	negative supply terminal of DCDC converters DCDC1, DCDC2, DCDC3, 5.5V max
M1	CHG_IN	AI	I	Charger Positive Supply Terminal, 5.5V max
M8	CHG_OUT	AO	O	Charger Output prog. for Ichg 50-400mA or Vchg 3.9-4.25V
M12	CN_GEXT	AIO	IO	USB charge pump CN of flying cap / Output to control USB-Host DCDC N-Switch
M11	CP_CP	AIO	IO	USB charge pump CP of flying cap
N13	CVDD1	AO	O	CVDD1 and Feedback pin
M13	CVDD2	AO	O	CVDD2 and Feedback Pin
L13	CVDD3	AO	O	CVDD3 and Feedback Pin
P2	DVDD	P	P	Digital Circuit VDD, connected to LDO2 on BGA substrate
P3	FVDD	P	P	ADC&DAC digital circuit VDD (1.8÷3.6V)
R12	HPCM	AO	O	headphone common GND output for DC-coupled speakers
P12	HPGND	AIO	IO	headphone amplifier reference decoupling cap terminal (100nF)
R14	HPL	AO	O	headphone output left channel


Ball Nr. BGA224	Ball Name	PAD Type	I/O	Ball Description
R13	HPR	AO	O	headphone output right channel
L14	ISINK	AO	O	DCDC15V load current sink terminal (e.g. white LED)
P10	LIN1L	AI	I	line input 1 left channel
R10	LIN1R	AI	I	line input 1 right channel
P8	LIN2L	AI	I	line input 2 left channel
R8	LIN2R	AI	I	line input 2 right channel
P11	LOUT1L	AO	O	line output 1 left channel
R11	LOUT1R	AO	O	line output 1 right channel
P9	LOUT2L	AO	O	line output 2 left channel
R9	LOUT2R	AO	O	line output 2 right channel
R15	LX1	AO	O	CVDD1 step down output to coil
P15	LX2	AO	O	CVDD2 step down output to coil
L15	LX3	AO	O	CVDD3 step down output to coil
P6	MIC1_N	AI	I	microphone input 1N
R6	MIC1_P	AI	I	microphone input 1P
P7	MIC2_N	AI	I	microphone input 2N
R7	MIC2_P	AI	I	microphone input 2P
N6	MSUP1	P	P	microphone supply 1 (2.95V) / remote input 1
N7	MSUP2	P	P	microphone supply 2 (2.95V) / remote input 2
M9	PVDD1	AO	O	LDO3 Regulator Output
M10	PVDD2	AO	O	LDO4 Regulator Output
M7	PWGD	DIO/multiplexed	DIO	power good, SPDIF, PLL clock, PWM digital output. Configurable as open drain or push pull. Master CLK digital input (eg from CPU)
R3	PWRUP	DI PD	I	power Up input
L3	Q32K	DO		Multiplexed output: 32kHz Clock output, SPDIF, PLL clock, PWM. Configurable as open drain or push pull.
N3	RVDD	AO	O	RTC supply regulator output, programable to 1.0-2.5V
K15	SW_15V	AO	O	DCDC15V switch terminal
N11	USBH_CSN	AI	I	USB host step-up converter neg current sense to 100 mΩ resistor
N10	USBH_CSP	AI	I	USB host step-up converter pos current sense to 100 mΩ resistor
N12	USBH_PG	AO	O	output to control USB host step-up converter high side p-switch
N5	VPRG1	AI	I	5 State Prog Input to define power up sequence
P5	VREF	AIO	IO	analog reference (filtered AVDD) decoupling cap terminal
K14	VSS_15V	P	P	DCDC15V ground supply
R1	XIN_24M	AIO	IO	oscillator input 12-24MHz
N1	XIN_32k	AIO	IO	32kHz RTC oscillator crystal terminal
R2	XOUT_24M	AIO	IO	oscillator output 12-24MHz
N2	XOUT_32k	AIO	IO	32kHz RTC oscillator crystal terminal

7.3 Pad Cell Description

7.3.1 Digital Pads


7.3.1.1 D IN ST

Figure 72 Digital Input with Schmitt Trigger




7.3.1.2 D IN PD ST

Figure 73 Digital Input with Schmitt Trigger and Pull-Down




7.3.1.3 D IN PU ST

Figure 74 Digital Input with Schmitt Trigger and Pull-Up




7.3.1.4 D IN (PU)

Figure 75 Digital Input with enable controlled Pull-Up




7.3.1.5 D OUT LSR

Figure 76 Digital Output with Limited Slew Rate




7.3.1.6 D IO ST LSR

Figure 77 Digital Schmitt Trigger Input and Limited Slew Rate Output




7.3.1.7 D IO ST PU LSR

Figure 78 Digital Schmitt Trigger Input with Pull-Up and Limited Slew Rate Output




7.3.1.8 D IO ST PD LSR

Figure 79 Digital Schmitt Trigger Input with Pull-Down and Limited Slew Rate Output




7.3.1.9 D OUT LSR LV

Figure 80 Digital Output with Limited Slew Rate (low voltage)



7.3.1.10 D IO ST PD LSR LV

Figure 81 Digital Schmitt Trigger Input with Pull-Down and Limited Slew Rate Output (low voltage)



8 Appendix

8.1 Memory MAP

ARM922T provides 32-bit address to access the peripherals and memory. With this 32-bit address ARM922T can access up to 4 Giga Bytes of memory. Cocoa does not use the complete 4 GB address space.

Address 0x0000_0000 is mapped to internal ROM or External Memory interface based on the boot ROM selection by the external input pin (Port C, xpc[0] = intBootSel) Pin intBootSel=1 at startup selects the internal ROM, intBootSel = 0 selects the external memory.

The address range starting at 0x0000_0000 is also mapped to internal RAM upon setting of the remap bit. This remap allows the user to select either RAM or ROM at 0x0000_0000.

Table 172 Address Map

S.No	Start (Base) Address	End Address	Actual Block Size	Peripheral	Comment
				AHB Blocks	
	0x0000_0000	0x0001_FFFF	128 KByte	Internal ROM	Remap = 0 and IntBootSel = 1
	0x0000_0000	0x003F_FFFF	4 MB	External Memory IF (MPMC Bank1 – Ext Flash or Ext ROM)	Remap = 0 and IntBootSel = 0
	0x0000_0000	0x0004_FFFF	320 KByte	Embedded 1T-RAM	Remap = 1
	0x0100_0000	0x0FFF_FFFF		Reserved	
	0x1000_0000	0x103F_FFFF	4 MB	External Memory IF (MPMC Bank1 – Ext Flash or Ext ROM)	Aliased
	0x1100_0000	0x1FFF_FFFF		Reserved	
	0x2000_0000	0x203F_FFFF	4 MB	External Memory IF (MPMC Bank2 – External LCD Controller)	
	0x2100_0000	0x2FFF_FFFF		Reserved	
	0x3000_0000	0x3FFF_FFFF	256 MB	External Memory IF (MPMC Bank 4 – SDRAM)	
	0x4000_0000	0x4FFF_FFFF	256 MB	External Memory If (MPMC Bank5 – SDRAM)	
	0x5000_0000	0x7FFF_FFFF		Reserved	
	0x8000_0000	0x8001_FFFF	128 KByte	Internal ROM	Aliased
	0x8002_0000	0x80FF_FFFF		Reserved	
	0x8100_0000	0x8104_FFFF	320 KByte	Embedded 1T-RAM	Aliased
	0x8105_0000	0xBFFF_FFFF		Reserved	
	0xC000_0000	0xC001_FFFF	128 KByte	Internal ROM	Aliased
	0xC002_0000	0xC0FF_FFFF		Reserved	
	0xC100_0000	0xC104_FFFF	320 KByte	Embedded 1T-RAM	Aliased
	0xC105_0000	0xC5FF_FFFF		Reserved	
	0xC600_0000	0xC600_FFFF	Few	USB2.0 Slave	
	0xC601_0000	0xC601_FFFF	Few	VIC	
	0xC602_0000	0xC602_FFFF	Few	DMAC Slave	
	0xC603_0000	0xC603_FFFF	Few	ExtMemIFSlave	
	0xC604_0000	0xC604_FFFF	Few	MemoryStick Slave	
	0xC605_0000	0xC605_FFFF	Few	CompactFlash/IDE Slave	
	0xC606_0000	0xC606_FFFF	4 KByte	ARM922T Slave	
	0xC607_0000	0xC7FF_FFFF		Reserved	
				APB blocks	

S.No	Start (Base) Address	End Address	Actual Block Size	Peripheral	Comment
	0xC800_0000	0xC800_FFFF	Few	Nand Flash / Smart Media Interface	
	0xC801_0000	0xC801_FFFF	Few	BistManager	
	0xC802_0000	0xC802_FFFF	Few	SD-MCI	
	0xC803_0000	0xC803_FFFF	Few	Reserved	
	0xC804_0000	0xC804_FFFF	Few	Timer	
	0xC805_0000	0xC805_FFFF	Few	Watchdog Timer	
	0xC806_0000	0xC806_FFFF	Few	I2C Master/Slave	
	0xC807_0000	0xC807_FFFF	Few	I2C Audio Master	
	0xC808_0000	0xC808_FFFF	Few	SSP	
	0xC809_0000	0xC809_FFFF	Few	I2S IN Interface	
	0xC80A_0000	0xC80A_FFFF	Few	I2S OUT Interface	
	0xC80B_0000	0xC80B_FFFF	Few	GPIO A	
	0xC80C_0000	0xC80C_FFFF	Few	GPIO B	
	0xC80D_0000	0xC80D_FFFF	Few	GPIO C	
	0xC80E_0000	0xC80E_FFFF	Few	GPIO D	
	0xC80F_0000	0xC80F_FFFF	Few	Clock Generation Unit	
	0xC810_0000	0xC810_FFFF	Few	Chip Control Unit	
	0xC811_0000	0xC811_FFFF	Few	Debug UART	
	0xC812_0000	0xC812_FFFF		DBOP	
	0xC813_0000	0xC813_FFFF		reserved	

8.2 Register definitions

This section gives a short overview of all module registers.

8.2.1 Base Address definitions

Each module register block starts at a specific base address.

Table 173 Base Addresses

REGISTER Name	Register Address
AS3527_RAM_BASE	0x00000000
AS3527_USB_BASE	0xC6000000
AS3527_VIC_BASE	0xC6010000
AS3527_DMACE_BASE	0xC6020000
AS3527_EXTMEM_ITF_BASE	0xC6030000
AS3527_MEMSTICK_BASE	0xC6040000
AS3527_CF_IDE_BASE	0xC6050000
AS3527_NAND_FLASH_BASE	0xC8000000
AS3527_BIST_MANAGER_BASE	0xC8010000
AS3527_SD_MCI_BASE	0xC8020000
AS3527_TIMER_BASE	0xC8040000
AS3527_WDT_BASE	0xC8050000
AS3527_I2C_MS_BASE	0xC8060000
AS3527_I2C_AUDIO_BASE	0xC8070000
AS3527_SSP_BASE	0xC8080000
AS3527_I2SIN_BASE	0xC8090000
AS3527_I2SOUT_BASE	0xC80A0000
AS3527_GPIO1_BASE	0xC80B0000
AS3527_GPIO2_BASE	0xC80C0000
AS3527_GPIO3_BASE	0xC80D0000
AS3527_GPIO4_BASE	0xC80E0000
AS3527_CGU_BASE	0xC80F0000
AS3527_CCU_BASE	0xC8100000
AS3527_UART_BASE	0xC8110000
AS3527_DBOP_BASE	0xC8120000

9 Ordering Information

Table 174 ordering information

Device ID	Number	Package Type	Delivery Form	Description
AS3527V PPTD	AS3527A FCT R	CTBGA 224	Tray	Pb-free
	AS3527A FCT T	CTBGA 224	Tape and Reel	

Where

V = Version

A = C22T17

PP = Package Type

FC = CTBGA

T = Temperature Range

F = 0 ÷ 85 °C

D = Delivery Form

R = Tray

T = Tape & Reel

10 Copyright

Copyright © 1997-2006, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks of their respective companies.

11 Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent identification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.

12 Contact Information

austriamicrosystems AG
Business Unit Communications
A 8141 Schloss Premstätten, Austria
T. +43 (0) 3136 500 0
F. +43 (0) 3136 5692
info@austriamicrosystems.com

For Sales Offices, Distributors and Representatives, please visit:

<http://www.austriamicrosystems.com>

austriamicrosystems – a leap ahead

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ams:](#)

[AS3527A-FCT T-100](#) [AS3527A-FCT T](#)