# DRAM

# 256K x 4 DRAM

FAST PAGE MODE

## AVAILABLE AS MILITARY SPECIFICATION

- SMD 5962-90617
- MIL-STD-883

### **FEATURES**

- Industry standard pinout and timing
- All inputs, outputs and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 5mW standby; 175mW active, typical
- Optional FAST PAGE MODE access cycle
- Refresh modes: RAS\-ONLY, CAS\-BEFORE-RAS\ and HIDDEN
- 512-cycle refresh distributed across 8ms
- Specifications guaranteed over full military temperature range (-55°C to +125°C)

OPTIONS	MARKING	}
Timing		
80ns access	-8	
100ns access	-10	
120ns access	-12	
Packages		
Ceramic DIP (300 mil)	C	No. 103
Ceramic LCC	BC	No. 202
Ceramic Flatpack	F	No. 301

#### PIN ASSIGNMENT (Top View) 20-Pin LCC 20-Pin DIP 20 L VSS DQ1 []1 VSS DQ1 002 25[] DQ4 D05 [5 19 DQ4 WE T.13 24 E DQ3 WE \ [ 18 DQ3 3 RASI 23 L CAS 17 CAS RAS\ NC 15 SS [ DE/ 16 DEN NC 15 A8 AO 6 14 A7 AD 129 18 T A8 A1 17 A7 A1 10 8 13 A6 A2 A2 []11 16日 A6 12 J A5 A3 15 T A5 A3 112 11 A4 [ 10 Vcc 1313 14 T A4 20-Pin F/P 22V [ DO2 [ ]DQ4 □ DQ3 18 WEN E 3 RAS\ 4 17 J CAS\ NC 5 16 DOEN AO D 15 BAE TA7 A1 F 14 □A6 1 SA 8 A3 E 9 JA5 10 11 JA4 Vcc [


### GENERAL DESCRIPTION

The AS4C4256 883C is a randomly accessed solid-state memory containing 1,048,576 bits organized in a 262,144 x 4 configuration. During READ or WRITE cycles, each 4-bit word is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time. RAS\ is used to latch the first 9 bits and CAS\ the latter 9 bits. A READ or WRITE cycle is selected with the WE\ input. A logic HIGH on WE\ dictates READ mode while a logic LOW on WE\ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of WE\ or CAS\, whichever occurs last. If WE\ goes LOW prior to CAS\ going LOW, the output pins (Qs) remain open (High-Z) until the next CAS\ cycle. If WE\ goes LOW after data reaches the outputs (Qs), the outputs are activated and retain the selected cells' data as long as CAS\ remains LOW (regardless of WE\ or RAS\). This late WE\ pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed through four leads using common I/O, and information

direction is controlled by WE\ and OE\. FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0 -A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS\ followed by a column address strobed-in by CAS\. CAS\ may be toggled-in by holding RAS\ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS\ HIGH terminates the FAST PAGE MODE operation. Returning RAS\ and CAS\ HIGH terminates a memory cycle and decreases chip current to a reduced standby level Also, the chip is preconditioned for the next cycle during the RAS\ high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS\ cycle (READ, WRITE, RAS\-ONLY, CAS\-BEFORE-RAS\, or HIDDEN refresh) so that all Austin Sembonductor, Inc., revenuelate right to channel 512 combinations of RAS\ addresses (A0-A8) are executed at least every 8ms, regardless of sequence.



## FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



"NOTE: WE LOW prior to CAS LOW, EW detection circuit output is a HIGH (EARLY-WRITE) CAS LOW prior to WE LOW, EW detection circuit output is a LOW (LATE-WRITE)

### TRUTH TABLE

						ADDRE	SSES	DATA IN/OUT
FUNCTION		RAS	CAS	WE	ŌE	t <sub>R</sub>	t <sub>C</sub>	DQ1-DQ4
Standby		Н	H→X	Х	X	X	Х	High-Z
READ		L	L	Н	L	ROW	COL	Data Out
EARLY-WRITE		L	L	L	Х	ROW	COL	Data In
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data Out, Data In
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	L	ROW	COL	Data Out
READ	2nd Cycle	L	H→L	Н	L	n/a	COL	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	X	ROW	COL	Data In
EARLY-WRITE	2nd Cycle	L	H→L	L	X	n/a	COL	Data In
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data Out, Data In
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data Out, Data In
RAS-ONLY REFRESH	1	L	Н	X	X	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	Н	L	ROW	COL	Data Out
REFRESH	WRITE	L→H→L	L	L	X	ROW	COL	Data In
CAS-BEFORE-RAS R	EFRESH	H→L	L	Н	X	Х	Х	High-Z

AS4C4266 8830 REV. 10/96 Austin Semiconductor, inc., reserves the right to change products or specifications without notice.



# ABSOLUTE MAXIMUM RATINGS\*

Voltage on Any Pin Relative to Vss1.5V to +7.0V
Storage Temperature Range65°C to +150°C
Power Dissipation
Lead Temperature (Soldering 5 Seconds)270°C
Junction Temperature (T <sub>I</sub> )+175°C
Short Circuit Output Current 50mA

"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC ELECTRICAL PERFORMANCE CHARACTERISTICS

(Notes: 1, 6, 7) (-55°C  $\leq$   $T_{C} \leq$  +125°C; Vcc = 5V  $\pm 10\%$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+.5	٧	
Input Low (Logic 0) Voltage, All Inputs	VIL	5	0.8	٧	
INPUT LEAKAGE CURRENT Any Input (0V ≤ VIN ≤ 6.5V), All other pins not under test = 0V	h	-5	5	μА	
OUTPUT LEAKAGE CURRENT (Q is Disabled, 0V ≤ Vouт ≤ 6.5V)	loz	-5	5	μА	
OUTPUT LEVELS	Vон	2.4		٧	
Output High Voltage (Iout = -5mA) Output Low Voltage (Iout = 4.2mA)	Vol		0.4	٧	

			MAX			
PARAMETER/CONDITION	SYMBOL	-8	-10	-12	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	lcc1	3	3	3	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V; all other inputs = Vcc-0.2V)	lcc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC (MIN))	lcc3	90	80	70	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE  Average power supply current (RAS = VIL, CAS, Address Cycling: tPC = tPC (MIN))	Icc4	70	60	50	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = VIH: <sup>t</sup> RC = <sup>t</sup> RC (MIN))	lccs	90	80	70	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS  Average power supply current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC (MIN))	Icce	90	80	70	mA	3, 5

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: (A0-A8), D	Cit		7	pF	2
Input Capacitance: RAS, CAS, WE, OE	Gi2		7	pF	2
Input/Output Capacitance: (DQ1-DQ4)	Co		8	pF	2

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (-55°C  $\leq$  T $_{C} \leq$  +125°C; Vcc = 5V  $\pm$ 10%)

AC CHARACTERISTICS			-8	-10			12	-	
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	¹RC	150		180		210		ns	
READ-WRITE cycle time	†RWC	195		235		275		ns	
FAST-PAGE-MODE READ or WRITE cycle time	†PC	45		55		65		ns	
FAST-PAGE-MODE READ-WRITE cycle time	¹PRWC	90		110		130		ns	
Access time from RAS	†RAC		80		100		120	ns	14
Access time from CAS	*CAC		20		25		30	ns	15
Output Enable	†OE		20		25		30	ns	23
Access time from column address	†AA		40		50		60	ns	
Access time from CAS precharge	<sup>†</sup> CPA	o _	40		50		60	ns	
RAS pulse width	†RAS	80	10,000	100	10,000	120	10,000	ns	
RAS pulse width (FAST PAGE MODE)	†RASP	80	100,000	100	100,000	120	100,000	ns	
RAS hold time	<sup>t</sup> RSH	20		25		30		ns	
RAS precharge time	†RP	60		70		80		ns	
CAS pulse width	†CAS	20	10,000	25	10,000	30	10,000	ns	
CAS hold time	†CSH	80		100		120		ns	
CAS precharge time	†CPN	10		12		15		ns	16
CAS precharge time (FAST PAGE MODE)	†CP	10		12		15		ns	IA TE
RAS to CAS delay time	¹RCD	20	60	25	75	25	90	ns	17
CAS to RAS precharge time	*CRP	5		5		10		ns	
Row address setup time	<sup>t</sup> ASR	0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	10		15		15		ns	
RAS to column address delay time	tRAD .	15	40	20	50	20	60	ns	18
Column address setup time	1ASC	0		0		0		ns	
Column address hold time	<sup>t</sup> CAH	15		20		20		ns	
Column address hold time (referenced to RAS)	†AR	60		70		80		ns	
Column address to RAS lead time	<sup>t</sup> RAL	40		50		60		ns	
Read command setup time	<sup>t</sup> RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	<sup>1</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	<sup>t</sup> RRH	0		0		0		ns	19
CAS to output in Low-Z	†CLZ	0	122	0		0		ns	

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 6, 7, 8, 9, 10, 11, 12, 13) (-55°C $\leq$ T C $\leq$ 125°C, VCC = 5.0V $\pm$ 10%)


AC CHARACTERISTICS			8	-	10	-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	<sup>t</sup> OFF	0	20	0	20	0	25	ns	20,26
Output disable	t OD		20		20		25	ns	26
WRITE command set-up time	t WCS	0		0		0		ns	21
WRITE command hold time	t WCH	15		20		25		ns	
WRITE command hold time (referenced to RAS\)	t WCR	60		70		80		ns	
WRITE command pulse width	t WP	15		15		20		ns	
WRITE command to RAS\ lead time	<sup>t</sup> RWL	20		25		30		ns	
WRITE command to CAS\ lead time	t CWL	20		25		30		ns	
Data-in set-up time	t DS	0		0		0		ns	22
Data-in hold time	<sup>t</sup> DH	15		20		25		ns	22
Data-in hold time referenced to RAS\	1 DHR	60		70		80		ns	
RAS\ to WRITE delay	t RWD	105		125		150		ns	21
Column address to WE\ delay time	t AWD	65		75		90		ns	21
CAS\ to WRITE delay	t CWD	45		50		60		ns	21
Transition time (rise or fall)	<sup>t</sup> T	3	50	3	50	3	50	ns	
Refresh period (512 cycles)	t REF		8		8		8	ms	
RAS\ to CAS\ precharge time	1 RPC	0		0		0		ns	
CAS\ set-up time (CAS-BEFORE-RAS REFRESH)	<sup>t</sup> CSR	10		10		10		ns	5
CAS\ hold time (CAS-BEFORE-RAS REFRESH)	<sup>t</sup> CHR	15		20		25		ns	5
OE\ hold time frome WE\ during READ-MODIFY-WRITE cycle	¹ OEH	20		20		25		ns	25
OE\ setup prior to RAS\ during HIDDEN REFRESH cycle	<sup>†</sup> ORD	0		0		0		ns	24
WE\ set-up time before RAS\ low	t WRP	10		10		10		ns	9,10,11
WE\ hold time after RAS\ low CAS\ before RAS\ refresh	<sup>t</sup> WRH	10		10		10		ns	9,10,11

### NOTES


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc =  $5V \pm 10\%$ , f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (-55°C  $\leq$  T<sub>C</sub>  $\leq$  +125°C) is assured.
- An initial pause of 100µs is required after power-up followed by any eight RAS only refresh cycles or CBR refresh cycle (WE\ held high) before proper device device operation is assured.
- AC characteristics assume <sup>t</sup>T = 5ns. This parameter is not measured.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIH (or between VIH and VIH) in a monotonic manner.
- 11. If  $\overline{CAS}$  = Vih, data outputs (DQs) are High-Z.
- 12. If  $\overline{CAS}$  = V<sub>IL</sub>, data outputs (DQs) may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to 2 TTL gates and
- 14. Assumes that 'RCD < 'RCD (MAX). If 'RCD is greater than the maximum recommended value shown in this table, 'RAC will increase by the amount that 'RCD exceeds the value shown.
- 15. Assumes that tRCD ≥ tRCD (MAX).
- 16. If <u>CAS</u> is LOW at the falling edge of <u>RAS</u>, DQs will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, <u>CAS</u> must be pulsed HIGH for <sup>t</sup>CPN.
- 17. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as a reference point only; if <sup>t</sup>RCD is greater than the specified <sup>t</sup>RCD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>CAC.
- Operation within the <sup>t</sup>RAD (MAX) limit ensures that <sup>t</sup>RAC (MIN) and <sup>t</sup>CAC (MIN) can be met. <sup>t</sup>RAD

- (MAX) is specified as a reference point only; if <sup>t</sup>RAD is greater than the specified <sup>t</sup>RAD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>AA.
- Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to Voh or Vol.
- 21. ¹WCS, ¹RWD, ¹AWD and ¹CWD are not restrictive operating parameters. ¹WCS applies to EARLY-WRITE cycles. ¹RWD, ¹AWD and ¹CWD apply to READ-MODIFY-WRITE cycles. If ¹WCS ≥ ¹WCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ¹RWD ≥ ¹RWD (MIN), ¹AWD ≥ ¹AWD (MIN) and ¹CWD ≥ ¹CWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE controlled) cycle. ¹WCS, ¹RWD, ¹CWD and ¹AWD are not applicable in a LATE-WRITE cycle.
- These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- If OE is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{WE}$  = LOW and  $\overline{OE}$  = HIGH.
- 25. LATE-WRITE and READ-MODIFY-WRITE cycles must have both <sup>t</sup>OD and <sup>t</sup>OEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after <sup>t</sup>OEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 26. The DQs open during READ cycles once <sup>t</sup>OD or <sup>t</sup>OFF occur. If CAS goes HIGH first, OE becomes a "don't care." If OE goes HIGH and CAS stays LOW, OE is not a "don't care;" and the DQs will provide the previously read data if OE is taken back LOW (while CAS remains LOW).


## **READ CYCLE**




## **EARLY-WRITE CYCLE**




# READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




### **FAST-PAGE-MODE READ CYCLE**



# FAST-PAGE-MODE EARLY-WRITE CYCLE




# FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




# **RAS-ONLY REFRESH CYCLE**

(ADDR = A0-A8; WE = DON'T CARE)




# CAS-BEFORE-RAS REFRESH CYCLE

(A0-A8, WE and OE = DON'T CARE)



# HIDDEN REFRESH CYCLE 24 (WE = HIGH, OE = LOW)





# **ELECTRICAL TEST REQUIREMENTS**

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (per Method 5005, Table I)
INTERIM ELECTRICAL (PRE-BURN-IN) TEST PARAMETERS (Method 5004)	2, 8A, 10
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8, 9, 10, 11

 <sup>\*</sup> PDA applies to subgroups 1 and 7.
 \*\* Subgroup 4 shall be measured only for initial qualification and after process or design changes, which may affect input or output capacitance.