SRAM AS5LC1008

transforming specialty electronics

128K x 8 SRAM

High-Speed CMOS SRAM with 3.3V Revolutionary Pinout

FEATURES

- High-speed access times of 10, 12, 15 and 20 ns
- High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE\ and OE\ options
- CE\ power-down

OPTIONS

- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 3.3V power supply
- · RoHS compliant options available

GENERAL DESCRIPTION

		_
• Timing		
10ns access	-10	
12ns access	-12	
15ns access	-15	
20ns access	-20	
• Package Plastic SOJ (32-pin, 400-mil)	DJ	No. 906
Operating Temperature Ranges	ΣV	110.500
-Military (-55°C to +125°C)	/XT	
-Industrial (-40°C to +85°C)	/IT	
• 2V Data Retention / Low Power	L	

MARKING

The AS5LC1008 is a very high-speed, low power, 131,072-word by 8-bit CMOS static RAM in revolutionary pinout. The AS5LC1008 is fabricated using high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When CE\ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250µW (typical) with CMOS input levels.

The AS5LC1008 operates from a single 3.3V power supply and all inputs are TTL-compatible.


PIN ASSIGNMENT (Top View) 32-Pin, 400-mil Plastic SOJ (DJ) & Plastic TSOPII (DGC & DGCR) A16 _A15 31 30 ¬A14 29 ¬A13 OE\ I/O 0 □I/O 7 I/O 1 ┌ 26 □I/O 6 GND GND┌ Vcc I/O 2 10 □I/O 5 I/O 3 11 ___I/O 4 WE___12 __A12 A4 13 20 ___A11 19 A5 14 A10 A6 15 18 A9 A7_□ 16 _A8

PIN FUNCTIONS

PIN	DESCRIPTION
A0 - A16	Address Inputs
CE\	Chip Enable Input
OE/	Output Enable Input
WE\	Write Enable Input
I/O0 - I/O7	Bidirectional Ports
V _{CC}	Power
GND	Ground

For more products and information please visit our web site at www.micross.com

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Terminal Voltage with Respect to GND (V _{TERM})	0.5V to $V_{CC} + 0.5V$
Temperature Under Bias (T _{BIAS})	-55°C to +125°C
Storage Temperature (T _{STG})	
Power Dissipation (P _T)	1.0W

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TRUTH TABLE

Mode	WE\	CE/	OE/	I/O Operation
Not Selected (Power-down)	Х	Н	Х	High-Z
Output Disabled	Н	L	Н	High-Z
Read	Н	L	L	D _{OUT}
Write	L	L	Х	D _{IN}

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(-55^{\circ}C \le T_{A} \le +125^{\circ}C \text{ or } -40^{\circ}C \text{ to } +85^{\circ}C; \text{ Vcc} = 3.3V \pm 0.3V)$

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Output HIGH Voltage	V _{OH}	V_{CC} = Min., I_{OH} = -4.0mA	2.4		V
Output LOW Voltage	V _{OL}	V_{CC} = Min., I_{OL} = 8.0mA		0.4	V
Input HIGH Voltage	V _{IH}		2.2	V _{CC} + 0.3	V
Input LOW Voltage ¹	V _{IL}		-0.3	0.8	V
Input Leakage	ILI	$GND \leq V_IN \leq V_CC$	-5	5	μA
Output Leakage	I _{LO}	GND ≤ V _{OUT} ≤ V _{CC} ; Outputs Disabled	-5	5	μΑ

NOTE: 1. $V_{IL} = -3.0V$ for pulse width less than 10ns.

POWER SUPPLY CHARACTERISTICS¹

(-55°C \leq T_A \leq +125°C or -40°C to +85°C; Vcc = 3.3V \pm 0.3V)

			-	10	-	12		15	-2	20	
PARAMETER	SYM	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V _{CC} Dynamic Operating Supply Current	I _{cc}	V_{CC} = Max, CE\ = V_{IL} , I_{OUT} = 0 mA, f = Max		105		100		95		90	mA
I _{SB}		V_{CC} = Max, V_{IN} = V_{IH} or V_{IL} $CE \setminus V_{IH}$, $f = Max$		35	-	30		25		20	mA
(TTL Inputs)	I _{SB1}	V_{CC} = Max, V_{IN} = V_{IH} or V_{IL} $CE \setminus \geq V_{IH}, f = 0$		20	1	20		20		20	mA
CMOS Standby Current (CMOS Inputs)	I _{SB2}	$V_{IN} \ge V_{CC} - 0.2V$, or $V_{IN} \le 0.2V$, f = 0		2		2		2		2	mA

NOTE: 1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE^{1,2}

PARAMETER	SYMBOL	CONDITIONS	MAX	UNIT
Input Capacitance	C _{IN}	V _{IN} = 0V	6	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0V	8	pF

NOTE:

^{1.} Tested initially and after any design or process changes that may affect these parameters.

^{2.} Test conditions: $T_A = 25$ °C, f = 1MHz, $V_{CC} = 3.3$ V.

READ CYCLE SWITCHING CHARACTERISTICS¹

 $(-55^{\circ}C \le T_A \le +125^{\circ}C \text{ or } -40^{\circ}C \text{ to } +85^{\circ}C; \text{ Vcc} = 3.3V \pm 0.3V)$


		-	10	-1	12	-	15	-2	20	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Read Cycle Time	t _{RC}	10		12		15		20		ns
Address Access Time	t _{AA}		10		12		15		20	ns
Output Hold time	t _{OHA}	2		2		2		2		ns
CE\ Access Time	t _{ACE}		10		12		15		20	ns
OE\ Access Time	t _{DOE}		5		6		7		8	ns
OE\ to Low-Z Output	t _{LZOE} ²	0		0		0		0		ns
OE∖ to High-Z Output	t _{HZOE} ²	0	5	0	6	0	7	0	8	ns
CE∖ to Low-Z Output	t _{LZCE} ²	2		2		2		2		ns
CE∖ to High-Z Output	t _{HZCE} ²	0	5	0	6	0	7	0	8	ns


NOTES:

AC TEST CONDITIONS

PARAMETER	UNIT
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3ns
Input and Output timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS





^{1.} Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and C1 output loading specified in Figure 1.

^{2.} Tested with the C2 load in Figure 1. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


DATA RETENTION SWITCHING CHARACTERISTICS (Low Power "L" Version)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V_{DR}	V _{DD} for Data Retention	See Data Retention Waveform	2.0	-	3.6	V
I _{DR}	Data Retention Current	$V_{DD} = 2.0V$, CE $\setminus \ge V_{DD} - 0.2V$	-	-	2	mA
I _{SDR}	Data Retention Setup Time	See Data Retention Waveform	0	-	-	ns
I _{RDR}	Recovery Time	See Data Retention Waveform	t _{RC}	-	-	ns


NOTES:

1. Typical values are measured at $V_{\rm DD}$ =3.0V, $T_{\rm A}$ =25°C and not 100% tested.


DATA RETENTION SWITCHING WAVEFORM (CE\ Controlled)



READ CYCLE #11,2



READ CYCLE #21,3



NOTES:

- 1. WE\ is HIGH for a Read Cycle.
- 2. The device is continuously selected. OE\, CE\ = V_{IL} .
 3. Address is valid prior to or coincident with CE\ LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^{1,3}


 $(-55^{\circ}C \le T_A \le +125^{\circ}C \text{ or } -40^{\circ}C \text{ to } +85^{\circ}C; \text{ Vcc} = 3.3V \pm 0.3V)$

		-10		-1	12	-1	15	-2	20	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Write Cycle Time	t _{WC}	10		12		15		20		ns
CE\ to Write End	t _{SCE}	7		8		9		10		ns
Address Setup Time to Write End	t _{AW}	8		9		10		12		ns
Address Hold from Write End	t _{HA}	0		0		0		0		ns
Address Setup Time	t _{SA}	0		0		0		0		ns
WE\ Pulse Width (OE\ HIGH)	t _{PWE1} 1	7		8		9		10		ns
WE\ Pulse Width (OE\ LOW)	t _{PWE2} ²	10		12		12		15		ns
Data Setup to Write End	t _{SD}	5		6		7		8		ns
Data Hold to Write End	t _{HD}	0		0		0		0		ns
WE\ LOW to High-Z Output	t _{HZWE} ²		5		6		7		8	ns
WE\ HIGH to Low-Z Output	t _{LZWE} ²	2		2		2		2		ns


NOTES:

- 1. Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE\ LOW and WE\ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.


WRITE CYCLE #11,2 (CE\ Controlled, OE\ = HIGH or LOW)



WRITE CYCLE #2¹ (WE\ Controlled, OE\ = HIGH during Write Cycle)



WRITE CYCLE #3 (WE\ Controlled, OE\ = LOW during Write Cycle)




1. The internal write time is defined by the overlap of CE\ LOW and WE\ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

2. I/O will assume the High-Z state if OE\ \bullet V_{IH}

MECHANICAL DEFINITION*

Micross Case #906 (Package Designator DJ)



	MICROSS SPECIFICATIONS							
SYMBOL	MIN	MAX						
Α	0.128	0.148						
A1	0.025							
A2	0.082							
В	0.015	0.020						
b	0.026	0.032						
С	0.007	0.013						
D	0.820	0.830						
E	0.435	0.445						
E1	0.395	0.405						
E2	0.370 BSC							
е	0.050 BSC							

^{*} All measurements are in inches.

ORDERING INFORMATION

Plastic SOJ

EXAMPLE: AS5LC1008DJ-12/XT

Device Number	Package Type	Speed ns	Options**	Process
AS5LC1008	DJ	-10	L	/*
AS5LC1008	DJ	-12	L	/*
AS5LC1008	DJ	-15	L	/*
AS5LC1008	DJ	-20	L	/*

*AVAILABLE PROCESSES

IT = Industrial Temperature Range -40°C to +85°C XT = Military Temperature Range -55°C to +125°C

**OPTION DEFINITIONS

L = 2V Data Retention / Low Power

SRAM AS5LC1008

DOCUMENT TITLE

128K x 8 SRAM High-Speed CMOS SRAM with 3.3V Revolutionary Pinout

Rev # 1.2	History Added Micross Information			Release Date January 2010	<u>Status</u> Release	
1.3	Added TSOPII Copper Lead Frame			March 2011	Release	
1.0	and RoHS compliant parts, pg 1 &10,			War 011 20 11	11010400	
		wer Supply C				
	<u>Parameter</u>		To (mA)			
	ICC	-10	From (mA) 160	105		
	ICC	-12	140	100		
	ICC	-15	130	95		
	ICC	-20	120	90		
	ISB	-10	45	35		
	ISB	-12	40	30		
	ISB	-15	35	25		
	ISB	-20	30	20		
	ISB1	-10	30	20		
	ISB1	-12	30	20		
	ISB1	-15	30	20		
	ISB1	-20	30	20		
	ISB2	-10	10	2		
	ISB2	-12	10	2		
	ISB2	-15	10	2		
	ISB2	-20	10	2		
	Added "L" Versions					
1.4	Removed Cu-lead frame option			October 2013	Release	