ASM705 / 706 / 707 / 708 ASM813L

July 2004

rev 1.2

Low Power µP Supervisor Circuits

General Description

The ASM705 / 706 / 707 / 708 and AS813L are cost effective CMOS supervisor circuits that monitor power-supply and battery voltage level, and $\mu P/\mu C$ operation.

The family offers several functional options. Each device generates a reset signal during power-up, power-down and during brownout conditions. A reset is generated when the supply drops below 4.65V (ASM705/707/813L) or 4.40V (ASM706/708). For 3V power supply applications, refer to the ASM705P/R/S/T data sheet. In addition, the ASM705/706/813L feature a 1.6 second watchdog timer. The ASM705/706/813L feature a 1.6 second watchdog timer. The ASM707/708 have both active-HIGH and active-LOW reset outputs but no watchdog function. The ASM813L has the same pin-out and functions as the ASM705 but has an active-HIGH reset output. A versatile power-fail circuit has a 1.25V threshold, useful in low battery detection and for monitoring non-5V supplies. All devices have a manual reset (\overline{MR}) input. The watchdog timer output will trigger a reset if connected to \overline{MR} .

All devices are available in 8-pin DIP, SO and MicroSO packages.


Features

- Precision power supply monitor
 •4.65V threshold (ASM705/707/813L)
 •4.40V threshold (ASM706/708)
- Debounced manual reset input
- Voltage monitor
 1.25V threshold
 Battery monitor / Auxiliary supply monitor
- Watchdog timer (ASM705/706/813L)
- 200ms reset pulse width
- Active HIGH reset output (ASM707/708/813L)
- MicroSO package


Applications

- Computers and embedded controllers
- Portable/Battery-operated systems
- Intelligent instruments
- Wireless communication systems
- PDAs and hendheld equipment
- Automative Systems
- Safety Systems







Alliance Semiconductor 2575 Augustine Drive . Santa Clara, CA 95054 . Tel: 408.855.4900 . Fax: 408.855.4999 . www.alsc.com



rev 1.2


Block Diagrams






Pin Configuration

DIP/SO





MicroSO






ASM705 / 706 / 707 / 708 ASM813L

rev 1.2

Pin Description

	Pin Number								
	ASM	705/706	ASM707/708		AS	M813L	Name	Function	
	DIP/ SO	MicroSO	DIP/ SO	MicroSO	DIP/ SO	MicroSO			
	1	3	1	3	1	3	MR	Manual reset input. The active LOW input triggers a reset pulse. A 250 μ A pull-up current allows the pin to be driven by TTL/CMOS logic or shorted to ground with a switch.	
ww.Data	Sheet4l	J.com	2	4	2	4	V _{CC}	+5V power supply input.	
	3	5	3	5	3	5	GND	Ground reference for all signals.	
	4	6	4	6	4	6	PFI	Power-fail input voltage monitor. With PFI less than 1.25V, $\overline{\text{PFO}}$ goes LOW. Connect PFI to Ground or V_{CC} when not in use.	
	5	7	5	7	5	7	PFO	Power-fail output. The output is active LOW and sinks current when PFI is less than 1.25V.	
	6	8	-	-	6	8	WDI	Watchdog input. WDI controls the internal watchdog timer. A HIGH or LOW signal for 1.6sec at WDI allows the internal timer to run-out, setting WDO LOW. The watchdog function is disabled by floating WDI or by connecting WDI to a high impedance three-state buffer. The internal watchdog timer clears when: RESET is asserted; WDI is three-stated ; or WDI sees a rising or falling edge.	
	-	-	6	8	-	-	NC	Not Connected	
	7	1	7	1	-	-	RESET	Active LOW reset output. Pulses LOW for 200ms when triggered, and stays LOW whenever V_{CC} is below the reset threshold. RESET remains LOW for 200ms after V_{CC} rises above the reset threshold or MR goes from LOW to HIGH. A watchdog timeout will not trigger RESET unless WDO is connected to MR.	
	8	2	-	-	8	2	WDO	Watchdog output. WDO goes LOW when the 1.6 second internal watchdog timer times-out and does not go HIGH until the watchdog is cleared. In addition, when V_{CC} falls below the reset threshold, WDO goes LOW. Unlike RESET, WDO does not have a minimum pulse width and as soon as V_{CC} exceeds the reset threshold, WDO goes HIGH with no delay.	
	-	-	8	2	7	1	RESET	Active HIGH reset output. The inverse of RESET. The ASM813L has only a RESET output.	





rev 1.2

Detailed Description

A proper reset input enables a microprocessor / microcontroller to start in a known state. ASM70X and ASM813L assert reset to prevent code execution errors during power-up, power-down and brown-out conditions.

RESET/RESET Timing

The RESET/RESET signals are designed to start a $\mu P/\mu C$ in a known state or return the system to a known state.

The ASM707/708 have two reset outputs, one active-HIGH www.DRESET and one active-LOW RESET output. The ASM813L has only an active-HIGH output. RESET is simply the complement of RESET.

> $\overline{\text{RESET}}$ is guaranteed to be LOW with V_{CC} above 1.2V. During a power-up sequence, $\overline{\text{RESET}}$ remains low until the supply rises above the threshold level, either 4.65V or 4.40V. $\overline{\text{RESET}}$ goes high approximately 200ms after crossing the threshold.

> During power-down, $\overrightarrow{\text{RESET}}$ goes LOW as V_{CC} falls below the threshold level and is guaranteed to be under 0.4V with V_{CC} above 1.2V.

> In a brownout situation where V_{CC} falls below the threshold level, $\overline{\text{RESET}}$ pulses low. If a brownout occurs during an already initiated reset, the pulse will continue for a minimum of 140ms.

Power Failure Detection With Auxiliary Comparator

All devices have an auxiliary comparator with 1.25V trip point and uncommitted output (\overline{PFO}) and noninverting input (PFI). This comparator can be used as a supply voltage monitor with an external resistor voltage divider. The attenuated voltage at PFI should be set just below the 1.25 threshold. As the supply level falls, PFI is reduced causing the \overline{PFO} output to transit LOW. Normally \overline{PFO} interrupts the processor so the system can be shut down in a controlled manner.




Figure 1: WDI Three-state operation

Manual Reset (MR)


The active-LOW manual reset input is pulled high by a 250µA pull-up current and can be driven low by CMOS/TTL logic or a mechanical switch to ground. An external debounce circuit is unnecessary since the 140ms minimum reset time will debounce mechanical pushbutton switches.

By connecting the watchdog output (\overline{WDO}) and \overline{MR} , a watchdog timeout forces \overline{RESET} to be generated. The ASM813L should be used when an active-HIGH RESET is required.

Watchdog Timer

The watchdog timer available on the ASM705/706/813L monitors $\mu P/\mu C$ activity. An output line on the processor is used to toggle the WDI line. If this line is not toggled within 1.6 seconds, the internal timer puts the watchdog output, WDO, into a LOW state. WDO will remain LOW until a toggle is detected at WDI.

If WDI is floated or connected to a three-stated circuit, the watchdog function is disabled, meaning, it is cleared and not counting. The watchdog timer is also disabled if RESET is asserted. When RESET becomes inactive and the WDI input sees a high or low transition as short as 50ns, the watchdog timer will begin a 1.6 second countdown. Additional





rev 1.2

transitions at WDI will reset the watchdog timer and initiate a new countdown sequence.

 $\overline{\text{WDO}}$ will also become LOW and remain so, whenever the supply voltage, V_{CC}, falls below the device threshold level. $\overline{\text{WDO}}$ goes HIGH as soon as V_{CC} transitions above the threshold. There is no minimum pulse width for $\overline{\text{WDO}}$ as there is for the RESET outputs. If WDI is floated, $\overline{\text{WDO}}$ essentially acts as a low-power output indicator.




Figure 2: Watchdog Timing

Application Information

Ensuring That RESET is Valid Down to V_{CC} = 0V

When V_{CC} falls below 1.1V, the ASM705-708 RESET output no longer pulls down; it becomes indeterminate. To avoid the possibility that stray charges build up and force RESET to the wrong state, a pull-down resistor should be connected to the RESET pin, thus draining such charges to ground and holding RESET low. The resistor value is not critical. A 100k Ω resistor will pull RESET to ground without loading it.

Bi-directional Reset Pin Interfacing

The ASM705/6/7/8 can interface with $\mu P/\mu C$ bi-directional reset pins by connecting a 4.7k Ω resistor in series with the RESET output and the $\mu P/\mu C$ bi-directional RESET pin.







Figure 3: Bi-directional Reset Pin Interfacing

Monitoring Voltages Other Than V_{CC}

The ASM705-708 can monitor voltages other than V_{CC} using the Power Fail circuitry. If a resistive divider is connected from the voltage to be monitored to the Power Fail input (PFI), the \overline{PFO} will go LOW if the voltage at PFI goes below 1.25V reference. Should hysteresis be desired, connect a resistor (equal to approximately 10 times the sum of the two resistors in the divider) between the PFI and \overline{PFO} pins. A capacitor between PFI and GND will reduce circuit sensitivity to input high-frequency noise. If it is desired to assert a RESET for voltages other than V_{CC} then the \overline{PFO} output is to be connected to the \overline{MR} .









rev 1.2

Monitoring a Negative Voltage

The Power-Fail circuitry can also monitor a negative supply rail. When the negative rail is OK, \overrightarrow{PFO} will be LOW, and when the negative rail is failing (not negative enough), \overrightarrow{PFO} goes HIGH (the opposite of when positive voltages are monitored). To trigger a reset, these outputs need to be inverted: adding the resistors and transistor as shown achieves this. The **RESET** output will then have the same sense as for positive voltages: good = HIGH, bad = LOW. It should be noted that this circuit's accuracy depends on the V_{CC} line, the PFI threshold tolerance, and the resistors.

ww.DataSheet4U.com




Figure 5: Monitoring a negative voltage



Absolute Maximum Ratings

Parameter	Min	Max	Unit					
Pin Terminal Voltage with Respect to Ground								
V _{CC}	-0.3	6.0	V					
All other inputs ¹	-0.3	V _{CC} + 0.3	V					
Input Current at V_{CC} and GND		20	mA					
Output Current: All outputs		20	mA					
Rate of Rise at V _{CC}		100	V/µs					
Plastic DIP Power Dissipation (Derate 9mW/°C above 70°C)		700	mV					
SO Power Dissipation (Derate 5.9mW/°C above 70°C)		470	mW'					
MicroSO Power Dissipation (Derate 4.1mW/°C above 70°C)		330	mW					
Operating Temperature Range	·							
ASM705E/706E/707E/708E/813LE	-40	+85	°C					
ASM706C/707C/708C/813LC	0	70	°C					
Storage Temperature Range	-65	160	°C					
Lead Temperature (Soldering 10sec)		300	°C					

Note:

1. The input voltage limits of PFI and MR can be exceeded if the input current is less than 10mA.

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability.



Electrical Characteristics

Unless otherwise noted, specifications are over the operating temperature range and V_{CC} supply voltages are 2.7V to 5.5V (ASM706P, ASM708R), 3.0 V to 5.5V (ASM706/708S), 3.15V to 5.5V (ASM706/708T) and 4.1V to 5.5.V (ASM706/708J)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		ASM705/6/7/8C	1.2		5.5	
Operating Voltage Range	V _{CC}	ASM813L	1.1		5.5	V
ataSheet4U.com		ASM705/6/7/8E, ASM813E	1.2		5.5	
		ASM705/706C/813LC		75	140	
Supply Current		ASM705E/706E/813LE		75	140	
	I _{CC}	ASM707C/708C		50	140	μA
		ASM707E/708E		50	140	
RESET Threshold	V _{RT}	ASM705/707/813L, Note 1	4.50	4.65	4.75	V
RESET THIESHOLD	VRT	ASM706/708 Note 1	4.25	4.40	4.50	v
RESET Threshold Hysteresis		Note 1		40		mV
RESET Pulse Width	t _{RS}	Note 1	140	200	280	ms
MR Pulse Width	t _{MR}		0.15			μs
MR to RESET Out Delay	t _{MD}	Note 1			0.25	μs
	V _{IH}		2.0			V
MR Input Threshold	V _{IL}				0.8	v
MR Pullup current		MR = 0V	100	250	600	μΑ
		I _{SOURCE} = 800µA	V _{CC} - 1.5			
RESET Output Voltage		I _{SINK} = 3.2mA	_		0.4	V
		ASM705/5/7/8, V _{CC} = 1.2V, I _{SINK} = 100µA	_		0.3	
		ASM707/8/813L, I _{SOURCE} = 800µA	V _{CC} -1.5			
		ASM707/8, I _{SINK} = 1.2mA	_		0.4	* 7
RESET Output Voltage		ASM813L, I _{SINK} =3.2mA	1		0.4	V
		ASM813L, V _{CC} = 1.2V, I _{SOURCE} = 4µA	0.9			



ASM705 / 706 / 707 / 708 ASM813L

rev 1.2

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Watchdog Timeout Period	t _{WD}	ASM705/6/813L	1.00	1.60	2.25	s
WDI Pulse Width	t _{WP}	$V_{IL} = 0.4V, V_{IH} = 0.8V_{CC},$	50			ns
	V _{IH}	ASM705/706/813L, V _{CC} = 5V	3.5			V
WDI Input Threshold	V _{IL}	ASIVITUS/TUB/UTSE, VCC = 3V			0.8	v
WDI Input Current		ASM705/6/813L, WDI = V _{CC}		50	150	μA
		ASM705/6/813L, WDI = 0V	-150	-50		μA
taSheet4U.com WDO Output Voltage	V _{OH}	ASM705/6/813L, I _{SOURCE} = 800µA	V _{CC} - 1.5			V
WDO Output voltage	V _{OL}	ASM705/6/813L, I _{SINK} = 1.2mA			0.4	v
PFI Input Threshold		$V_{CC} = 5V$	1.2	1.25	1.3	V
PFI Input Current			-25	0.01	25	nA
PFO Output Voltage	V _{OH}	I _{SOURCE} = 800μA	V _{CC} - 1.5			V
FFO Output voitage	V _{OL}	I _{SINK} = 3.2mA			0.4	v


Notes 1: RESET (ASM705/6/7/8), RESET(ASM707/8, ASM813L)




ASM705 / 706 / 707 / 708 ASM813L

rev 1.2 Package Dimensions





www.DataSheet4U.com




	Inc	hes	Millim	eteres
	Min	Max	Min	Мах
А	-	0.0433	-	0.10
A1	0.0020	0.0059	0.050	0.15
A2	0.0295	0.0374	0.75	0.95
b	0.0098	0.0157	0.25	0.40
С	0.0051	0.0091	0.13	0.23
D	0.1142	0.1220	2.90	3.10
е	0.0250	6 BSC	0.65 BSC	
Е	0.193	BSC	4.90	BSC
E1	0.1142	0.1220	2.90	3.10
L	0.0157	0.0276	0.40	0.70
а	0°	6°	0°	6°




Package Dimensions (contd)



→ ← D1 ☆ ☆ ☆ ☆ ☆ ☆ ☆ ☆





www.DataSheet4U.com

	Inc	hes	Millim	eteres
	Min	Max	Min	Max
А	-	0.210	-	5.33
A1	0.015	-	0.38	-
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.36	0.56
b2	0.045	0.070	1.14	1.78
b3	0.030	0.045	0.80	1.14
D	0.355	0.400	9.02	10.16
D1	0.005	-	0.13	-
Е	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100	-	2.54	
eA	0.300	-	7.62	
eВ	-	0.430	-	10.92
eC	-	0.060		
L	0.115	0.150	2.92	3.81




ASM705 / 706 / 707 / 708 ASM813L


rev 1.2

Package Dimensions (contd)

SO (8-Pin)

www.DataSheet4U.com





SD JB-Pirjanga

	Incl	hes	Millim	eteres
	Min	Max	Min	Max
А	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
В	0.013	0.020	0.33	0.51
С	0.007	0.010	0.19	0.25
е	0.0	50	1.27	
Е	0.150	0.157	3.80	4.00
Н	0.228	0.244	5.80	6.20
L	0.016	0.050	0.40	1.27
D	0.189	0.197	4.80	2.00



Ordering Codes

Part Number	Reset Threshold (V)	Temperature Range	Pins-Package
ASM705 Active LOW Reset, Wa	atchdog Output And Manua	IRESET	
ASM705CPA	4.65	0°C to +70 °C	8-Plastic DIP
ASM705CSA	4.65	0°C to +70 °C	8-SO
ASM705CUA	4.65	0°C to +70 °C	8-MicroSO
ASM705EPA	4.65	-40°C to +85°C	8-Plastic DIP
ASM705ESA	4.65	-40°C to +85°C	8-SO
ASM705EUA	4.65	-40°C to +85°C	8-MicroSO
ASM706 Active LOW Reset, Wa	atchdog Output And Manua	IRESET	
ASM706CPA	4.40	0°C to +70 °C	8-Plastic DIP
ASM706CSA	4.40	0°C to +70 °C	8-SO
ASM706CUA	4.40	0°C to +70 °C	8-MicroSO
ASM706EPA	4.40	-40°C to +85°C	8-Plastic DIP
ASM706ESA	4.40	-40°C to +85°C	8-SO
ASM707 Active LOW & HIGH R	eset with Manual RESET		
ASM707CPA	4.65	0°C to +70 °C	8-Plastic DIP
ASM707CSA	4.65	0°C to +70 °C	8-SO
ASM707CUA	4.65	0°C to +70 °C	8-MicroSO
ASM707EPA	4.65	-40°C to +85°C	8-Plastic DIP
ASM707ESA	4.65	-40°C to +85°C	8-SO
ASM708Active LOW & HIGH Re	eset with Manual RESET		
ASM708CPA	4.40	0°C to +70 °C	8-Plastic DIP
ASM708CSA	4.40	0°C to +70 °C	8-SO
ASM708CUA	4.40	0°C to +70 °C	8-MicroSO
ASM708EPA	4.40	-40°C to +85°C	8-Plastic DIP
ASM708ESA	4.40	-40°C to +85°C	8-SO
ASM813L Active HIGH Reset, V	Vatchdog Output And Manı	al RESET	
ASM813LCPA	4.65	0°C to +70 °C	8-Plastic DIP
ASM813LCSA	4.65	0°C to +70 °C	8-SO
ASM813LCUA	4.65	0°C to +70 °C	8-MicroSO
ASM813LEPA	4.65	-40°C to +85°C	8-Plastic DIP
ASM813LESA	4.65	-40°C to +85°C	8-SO



ASM705 / 706 / 707 / 708 ASM813L

rev 1.2

Feature Summary

		ASM705	ASM706	ASM707	ASM708	ASM813L
Power fail dete	ector	♦	•	♦	•	•
Brownout dete	ection	•	•	•	•	•
Manual RESE	T input	•	•	•	•	•
Power-up/dow	n RESET	•	•	•	•	•
Watchdog Tim	er	•	•			•
Active HIGH F	ESET output			•	•	•
Active LOW R	ESET output	•	•	•	•	
RESET Thres	hold (V)	4.65	4.40	4.65	4.40	4.65



www.DataSheet4U.com



Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel: 408 - 855 - 4900 Fax: 408 - 855 - 4999 www.alsc.com Copyright © Alliance Semiconductor All Rights Reserved Part Number:ASM705 / 706 / 707 / 708 ASM813L

Document Version: 1.2

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.