

Features

- MPEG I/II-Layer 3 Hardwired Decoder
 - Stand-alone MP3 Decoder
 - 48, 44.1, 32, 24, 22.05, 16 kHz Sampling Frequency
 - Separated Digital Volume Control on Left and Right Channels (Software Control using 31 Steps)
 - Bass, Medium, and Treble Control (31 Steps)
 - Bass Boost Sound Effect
 - Ancillary Data Extraction
 - CRC Error and MPEG Frame Synchronization Indicators
- 20-bit Stereo Audio DAC
 - 93 dB SNR playback stereo channel
 - 32 Ohm/ 20 mW stereo headset drivers
 - Stereo Line Level Input, Differential Mono Auxiliary Input
- Programmable Audio Output for Interfacing with External Audio System
 - PCM Format Compatible
 - I²S Format Compatible
- Mono Audio Power Amplifier
 - 440mW on 8 Ohms Load
- 8-bit MCU C51 Core Based ($F_{MAX} = 20$ MHz)
- 2304 Bytes of Internal RAM
- 64K Bytes of Code Memory
 - AT89C51SND2C and 89SND2CMP3B: Flash (100K Erase/Write Cycles)
 - AT83SND2C and 83SND2CMP3B: ROM
- 4K Bytes of Boot Flash Memory (AT89C51SND2C and 89SND2CMP3B)
 - ISP: Download from USB (standard) or UART (option)
- USB Rev 1.1 Controller
 - Full Speed Data Transmission
- Built-in PLL
 - MP3 Audio Clocks
 - USB Clock
- MultiMedia Card[®] Interface Compatibility
- Atmel DataFlash[®] SPI Interface Compatibility
- IDE/ATAPI Interface
- 2 Channels 10-bit ADC 8 kHz (8-true bit) for AT8XSND2CMP3B
 - Battery Voltage Monitoring
 - Voice Recording Controller by Software
- Up to 32 Bits of General-purpose I/Os
 - 1 Interrupt Keyboard
 - SmartMedia[®] Software Interface
- 2 Standard 16-bit Timers/Counters
- Hardware Watchdog Timer
- Standard Full Duplex UART with Baud Rate Generator
- Two Wire Master and Slave Modes Controller
- SPI Master and Slave Modes Controller
- Power Management
 - Power-on Reset
 - Software Programmable MCU Clock
 - Idle Mode, Power-down Mode
- Operating Conditions:
 - 2.7 to 3.6V
 - Power amplifier supply 3.2V to 5.5V
 - 37mA Typical Operating at 25°C playing music on earphone
 - Temperature Range: -40°C to +85°C
- Packages
 - CTBGA100



Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface

AT83SND2C
AT89C51SND2C
AT80SND2CMP3B
AT83SND2CMP3B
AT89SND2CMP3B



1. Description

The AT8xC51SND2C has been developed for handling MP3 ringing tones in mobile phones and can replace sound generators while adding SD/MMC card reader, MP3 music decoding, and connection of the cell phone to a PC through USB. Cell phones can also be used as a thumb drive extending cell phone capabilities.

The AT8xC51SND2C are fully integrated stand-alone hardwired MPEG I/II-Layer 3 decoder with a C51 microcontroller core handling data flow, MP3-player control, Stereo Audio DAC and Mono Audio Power Amplifier for speaker control.

The AT89C51SND2C includes 64K Bytes of Flash memory and allows In-System Programming through an embedded 4K Bytes of Boot Flash memory.

The AT83SND2C includes 64K Bytes of ROM memory.

The AT8xC51SND2C include 2304 Bytes of RAM memory.

The AT8xC51SND2C provides the necessary features for human interface like timers, keyboard port, serial or parallel interface (USB, TWI, SPI, IDE), I²S output, and all external memory interface (NAND or NOR Flash, SmartMedia, MultiMedia, DataFlash cards).

The AT8XSND2CMP3B provides also ADC input to the previous configuration. 89SND2CMP3B includes 64K Bytes of Flash memory. 83SND2CMP3B includes 64K Bytes of ROM memory.


In the following of the document, AT8xC51SND2C refers to the generic product. When named explicitly, AT8XSND2CMP3B refers to the version with A/D converter.

2. Typical Applications

- MP3-Player
- PDA, Camera, Mobile Phone MP3
- Car Audio/Multimedia MP3
- Home Audio/Multimedia MP3

3. Block Diagram

Figure 3-1. AT8xC51SND2C / AT8XSND2CMP3B Block Diagram



3 Alternate function of Port 3
 4 Alternate function of Port 4



4. Pin Description

4.1 Pinouts


Figure 4-1. AT8xC51SND2C 100-pin BGA Package (no ADC)

10	9	8	7	6	5	4	3	2	1	
NC	NC	P2.0/ A8	P4.1/ MOSI	VDD	VSS	NC	AUXP	AUXN	ALE	A
VDD	P2.2/ A10	P2.1/ A9	P4.0/ MISO	P4.2/ SCK	MONON	MONOP	P0.0/ AD0	KIN0	ISP/ NC	B
P2.4/ A12	P2.3/ A11	P2.5/ A13	P4.3/ SS	P0.6/ AD6	P0.4/ AD4	P0.3/ AD3	P0.2/ AD2	P0.1/ AD1	NC	C
P2.6/ A14	P2.7/ A15	MCLK	NC	P0.7/ AD7	P0.5/ AD5	NC	NC	NC	NC	D
EA	VSS	VDD	ESDVSS	VDD	SDA	AUDVREF	SCL	HSL	AUDVDD	E
MCMD	MDAT	NC	P3.2/ INT0	P3.1/ TXD	VSS	FILT	PVDD	HSR	HSVDD	F
RST	AUDRST	SCLK	DSEL	P3.4/ T0	P3.0/ RXD	LINER	LINEL	PVSS	HSVSS	G
NC	VSS	DOUT	DCLK	P3.5/ T1	TST	X1	X2	INGND	AUDVSS	H
VDD	AUDVSS	CBP	LPHN	P3.7/ RD	P3.6/ WR	VSS	D-	D+	AUDVCM	J
PAINP	PAINN	HPP	AUDVBAT	HPN	AUDVSS	P3.3/ INT1	VDD	UVDD	UVSS	K

- Notes:
1. ISP pin is only available in AT89C51SND2C product.
Do not connect this pin on AT83SND2C product.
 2. NC is Do Not Connect.

4.2

Figure 4-2. AT8XSND2CMP3B 100-pin BGA Package (with ADC)



- Notes:
1. ISP pin is only available in 89SND2CMP3B product.
Do not connect this pin on 83SND2CMP3B product.
 2. NC is Do Not Connect.

4.3 Signals

All the AT8xC51SND2C and AT8XSND2CMP3B signals are detailed by functionality in Table 4-1 to Table 14.

Table 4-1. Ports Signal Description

Signal Name	Type	Description	Alternate Function
P0.7:0	I/O	Port 0 P0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. To avoid any parasitic current consumption, floating P0 inputs must be polarized to V_{DD} or V_{SS} .	AD7:0
P2.7:0	I/O	Port 2 P2 is an 8-bit bidirectional I/O port with internal pull-ups.	A15:8
P3.7:0	I/O	Port 3 P3 is an 8-bit bidirectional I/O port with internal pull-ups.	RXD TXD $\overline{\text{INT0}}$ $\overline{\text{INT1}}$ T0 T1 $\overline{\text{WR}}$ RD
P4.3:0	I/O	Port 4 P4 is an 8-bit bidirectional I/O port with internal pull-ups.	MISO MOSI SCK SS

Table 4-2. Clock Signal Description

Signal Name	Type	Description	Alternate Function
X1	I	Input to the on-chip inverting oscillator amplifier To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, its output is connected to this pin. X1 is the clock source for internal timing.	-
X2	O	Output of the on-chip inverting oscillator amplifier To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, leave X2 unconnected.	-
FILT	I	PLL Low Pass Filter input FILT receives the RC network of the PLL low pass filter.	-

Table 4-3. Timer 0 and Timer 1 Signal Description

Signal Name	Type	Description	Alternate Function
$\overline{\text{INT0}}$	I	Timer 0 Gate Input $\overline{\text{INT0}}$ serves as external run control for timer 0, when selected by GATE0 bit in TCON register. External Interrupt 0 $\overline{\text{INT0}}$ input sets IE0 in the TCON register. If bit IT0 in this register is set, bit IE0 is set by a falling edge on $\overline{\text{INT0}}$. If bit IT0 is cleared, bit IE0 is set by a low level on $\overline{\text{INT0}}$.	P3.2

Signal Name	Type	Description	Alternate Function
$\overline{\text{INT1}}$	I	<p>Timer 1 Gate Input INT1 serves as external run control for timer 1, when selected by GATE1 bit in TCON register.</p> <p>External Interrupt 1 INT1 input sets IE1 in the TCON register. If bit IT1 in this register is set, bit IE1 is set by a falling edge on INT1#. If bit IT1 is cleared, bit IE1 is set by a low level on INT1#.</p>	P3.3
T0	I	<p>Timer 0 External Clock Input When timer 0 operates as a counter, a falling edge on the T0 pin increments the count.</p>	P3.4
T1	I	<p>Timer 1 External Clock Input When timer 1 operates as a counter, a falling edge on the T1 pin increments the count.</p>	P3.5

Table 4-4. Audio Interface Signal Description

Signal Name	Type	Description	Alternate Function
DCLK	O	DAC Data Bit Clock	-
DOUT	O	DAC Audio Data Output	-
DSEL	O	<p>DAC Channel Select Signal DSEL is the sample rate clock output.</p>	-
SCLK	O	<p>DAC System Clock SCLK is the oversampling clock synchronized to the digital audio data (DOUT) and the channel selection signal (DSEL).</p>	-

Table 4-5. USB Controller Signal Description

Signal Name	Type	Description	Alternate Function
D+	I/O	<p>USB Positive Data Upstream Port This pin requires an external 1.5 KΩ pull-up to V_{DD} for full speed operation.</p>	-
D-	I/O	USB Negative Data Upstream Port	-

Table 4-6. MultiMediaCard Interface Signal Description

Signal Name	Type	Description	Alternate Function
MCLK	O	<p>MMC Clock output Data or command clock transfer.</p>	-
MCMD	I/O	<p>MMC Command line Bidirectional command channel used for card initialization and data transfer commands. To avoid any parasitic current consumption, unused MCMD input must be polarized to V_{DD} or V_{SS}.</p>	-
MDAT	I/O	<p>MMC Data line Bidirectional data channel. To avoid any parasitic current consumption, unused MDAT input must be polarized to V_{DD} or V_{SS}.</p>	-

Table 4-7. UART Signal Description

Signal Name	Type	Description	Alternate Function
RXD	I/O	Receive Serial Data RXD sends and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2 and 3.	P3.0
TXD	O	Transmit Serial Data TXD outputs the shift clock in serial I/O mode 0 and transmits data in serial I/O modes 1, 2 and 3.	P3.1

Table 4-8. SPI Controller Signal Description

Signal Name	Type	Description	Alternate Function
MISO	I/O	SPI Master Input Slave Output Data Line When in master mode, MISO receives data from the slave peripheral. When in slave mode, MISO outputs data to the master controller.	P4.0
MOSI	I/O	SPI Master Output Slave Input Data Line When in master mode, MOSI outputs data to the slave peripheral. When in slave mode, MOSI receives data from the master controller.	P4.1
SCK	I/O	SPI Clock Line When in master mode, SCK outputs clock to the slave peripheral. When in slave mode, SCK receives clock from the master controller.	P4.2
\overline{SS}	I	SPI Slave Select Line When in controlled slave mode, \overline{SS} enables the slave mode.	P4.3

Table 4-9. TWI Controller Signal Description

Signal Name	Type	Description	Alternate Function
SCL	I/O	TWI Serial Clock When TWI controller is in master mode, SCL outputs the serial clock to the slave peripherals. When TWI controller is in slave mode, SCL receives clock from the master controller.	-
SDA	I/O	TWI Serial Data SDA is the bidirectional Two Wire data line.	-

Table 4-10. Keypad Interface Signal Description

Signal Name	Type	Description	Alternate Function
KIN0	I	Keypad Input Line Holding this pin high or low for 24 oscillator periods triggers a keypad interrupt.	-

Table 4-11. A/D Converter Signal Description (AT8XSND2CMP3B only)

Signal Name	Type	Description	Alternate Function
AIN1:0	I	A/D Analog Inputs	-
ADCREFP	I	Analog Positive Voltage Reference Input	-
ADCREFN	I	Analog Negative Voltage Reference Input	-

Table 4-12. External Access Signal Description

Signal Name	Type	Description	Alternate Function
A15:8	I/O	Address Lines Upper address lines for the external bus. Multiplexed higher address and data lines for the IDE interface.	P2.7:0
AD7:0	I/O	Address/Data Lines Multiplexed lower address and data lines for the external memory or the IDE interface.	P0.7:0
ALE	O	Address Latch Enable Output ALE signals the start of an external bus cycle and indicates that valid address information is available on lines A7:0. An external latch is used to demultiplex the address from address/data bus.	-
$\overline{\text{ISP}}$	I/O	ISP Enable Input (AT89C51SND2C Only) This signal must be held to GND through a pull-down resistor at the falling reset to force execution of the internal bootloader.	-
$\overline{\text{RD}}$	O	Read Signal Read signal asserted during external data memory read operation.	P3.7
$\overline{\text{WR}}$	O	Write Signal Write signal asserted during external data memory write operation.	P3.6
EA ⁽¹⁾	I	External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to FFFFH (RD).	-

Note: 1. For ROM/Flash/ROMless Dice product versions only.

Table 4-13. System Signal Description

Signal Name	Type	Description	Alternate Function
RST	I	Reset Input Holding this pin high for 64 oscillator periods while the oscillator is running resets the device. The Port pins are driven to their reset conditions when a voltage lower than V_{IL} is applied, whether or not the oscillator is running. This pin has an internal pull-down resistor which allows the device to be reset by connecting a capacitor between this pin and V_{DD} . Asserting RST when the chip is in Idle mode or Power-Down mode returns the chip to normal operation.	-
$\overline{\text{TST}}$	I	Test Input Test mode entry signal. This pin must be set to V_{DD} .	-

Table 4-14. Power Signal Description

Signal Name	Type	Description	Alternate Function
VDD	PWR	Digital Supply Voltage Connect these pins to +3V supply voltage.	-
VSS	GND	Circuit Ground Connect these pins to ground.	-
ADCVDD	PWR	Analog Supply Voltage Connect this pin to +3V supply voltage.	-
ADCVSS	PWR	Analog Ground Connect this pin to ground.	-
PVDD	PWR	PLL Supply voltage Connect this pin to +3V supply voltage.	-
PVSS	GND	PLL Circuit Ground Connect this pin to ground.	-
UVDD	PWR	USB Supply Voltage Connect this pin to +3V supply voltage.	-
UVSS	GND	USB Ground Connect this pin to ground.	-

Table 4-15. Audio Power Signal Description

Signal Name	Type	Description	Alternate Function
AUDVDD	PWR	Audio Digital Supply Voltage	-
AUDVSS	GND	Audio Circuit Ground Connect these pins to ground.	-
ESDVSS	GND	Audio Analog Circuit Ground for Electrostatic Discharge. Connect this pin to ground.	-
AUDVREF	PWR	Audio Voltage Reference pin for decoupling.	-
HSVDD	PWR	Headset Driver Power Supply.	-
HSVSS	GND	Headset Driver Ground. Connect this pin to ground.	-
AUDVBAT	PWR	Audio Amplifier Supply.	-

Table 4-16. Stereo Audio Dac and Mono Power Amplifier Signal Description

Signal Name	Type	Description	Alternate Function
LPHN	O	Low Power Audio Stage Output	-
HPN	O	Negative Speaker Output	-
HPP	O	Positive Speaker Output	-
CBP	O	Audio Amplifier Common Mode Voltage Decoupling	-

Signal Name	Type	Description	Alternate Function
PAINN	I	Audio Amplifier Negative Input	-
PAINP	I	Audio Amplifier Positive Input	-
AUDRST	I	Audio Reset (Active Low)	-
MONON	O	Audio Negative Monaural Driver Output	-
MONOP	O	Audio Positive Monaural Driver Output	-
AUXP	I	Audio Mono Auxiliary Positive Input	-
AUXN	I	Audio Mono Auxiliary Negative Input	-
HSL	O	Audio Left Channel Headset Driver Output	-
HSR	O	Audio Right Channel Headset Driver Output	-
LINEL	I	Audio Left Channel Line In	-
LINER	I	Audio Right Channel Line In	-
INGND	I	Audio Line Signal Ground Pin for decoupling.	-
AUDVCM	I	Audio Common Mode reference for decoupling	-

4.4 Internal Pin Structure

Table 4-17. Detailed Internal Pin Structure

Circuit ⁽¹⁾	Type	Pins
	Input	$\overline{\text{TST}}$
	Input/Output	RST
	Input/Output	P3 P4
	Input/Output	P0 MCMD MDAT $\overline{\text{ISP}}$ $\overline{\text{PSEN}}$
	Output	ALE SCLK DCLK DOUT DSEL MCLK
	Input/Output	D+ D-

- Notes:
- For information on resistors value, input/output levels, and drive capability, refer to the Section "DC Characteristics", page 201.
 - When the Two Wire controller is enabled, P_3 transistors are disabled allowing pseudo open-drain structure.

5. Clock Controller

The AT8xC51SND2C clock controller is based on an on-chip oscillator feeding an on-chip Phase Lock Loop (PLL). All internal clocks to the peripherals and CPU core are generated by this controller.

5.1 Oscillator

The AT8xC51SND2C X1 and X2 pins are the input and the output of a single-stage on-chip inverter (see Figure 5-1) that can be configured with off-chip components such as a Pierce oscillator (see Figure 5-2). Value of capacitors and crystal characteristics are detailed in the section “DC Characteristics”.

The oscillator outputs three different clocks: a clock for the PLL, a clock for the CPU core, and a clock for the peripherals as shown in Figure 5-1. These clocks are either enabled or disabled, depending on the power reduction mode as detailed in the section “Power Management” on page 47. The peripheral clock is used to generate the Timer 0, Timer 1, MMC, SPI, and Port sampling clocks.

Figure 5-1. Oscillator Block Diagram and Symbol





Figure 5-2. Crystal Connection




5.2 X2 Feature

Unlike standard C51 products that require 12 oscillator clock periods per machine cycle, the AT8xC51SND2C need only 6 oscillator clock periods per machine cycle. This feature called the “X2 feature” can be enabled using the X2 bit⁽¹⁾ in CKCON (see Table 5-1) and allows the AT8xC51SND2C to operate in 6 or 12 oscillator clock periods per machine cycle. As shown in Figure 5-1, both CPU and peripheral clocks are affected by this feature. Figure 5-3 shows the X2 mode switching waveforms. After reset the standard mode is activated. In standard mode the CPU and peripheral clock frequency is the oscillator frequency divided by 2 while in X2 mode, it is the oscillator frequency.

Note: 1. The X2 bit reset value depends on the X2B bit in the Hardware Security Byte (see Table 6-3 on page 22). Using the AT89C51SND2C (Flash Version) the system can boot either in standard or X2 mode depending on the X2B value. Using AT83SND2C (ROM Version) the system always boots in standard mode. X2B bit can be changed to X2 mode later by software.

Figure 5-3. Mode Switching Waveforms



Note: 1. In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all peripherals using clock frequency as time reference (timers, etc.) will have their time reference divided by 2. For example, a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms.

5.3 PLL

5.3.1 PLL Description

The AT8xC51SND2C PLL is used to generate internal high frequency clock (the PLL Clock) synchronized with an external low-frequency (the Oscillator Clock). The PLL clock provides the MP3 decoder, the audio interface, and the USB interface clocks. Figure 5-4 shows the internal structure of the PLL.

The PFLD block is the Phase Frequency Comparator and Lock Detector. This block makes the comparison between the reference clock coming from the N divider and the reverse clock coming from the R divider and generates some pulses on the Up or Down signal depending on the edge position of the reverse clock. The PLEN bit in PLLCON register is used to enable the clock generation. When the PLL is locked, the bit PLOCK in PLLCON register (see Table 5-2) is set.

The CHP block is the Charge Pump that generates the voltage reference for the VCO by injecting or extracting charges from the external filter connected on PFILT pin (see Figure 5-5). Value of the filter components are detailed in the Section “DC Characteristics”.

The VCO block is the Voltage Controlled Oscillator controlled by the voltage V_{ref} produced by the charge pump. It generates a square wave signal: the PLL clock.

Figure 5-4. PLL Block Diagram and Symbol






Figure 5-5. PLL Filter Connection



5.3.2 PLL Programming

The PLL is programmed using the flow shown in Figure 5-6. As soon as clock generation is enabled, the user must wait until the lock indicator is set to ensure the clock output is stable. The PLL clock frequency will depend on MP3 decoder clock and audio interface clock frequencies.

Figure 5-6. PLL Programming Flow



5.4 Registers

Table 5-1. CKCON Register
CKCON (S:8Fh) – Clock Control Register

7	6	5	4	3	2	1	0
TWIX2	WDX2	-	SIX2	-	T1X2	T0X2	X2
Bit Number	Bit Mnemonic	Description					
7	TWIX2	Two-Wire Clock Control Bit Set to select the oscillator clock divided by 2 as TWI clock input (X2 independent). Clear to select the peripheral clock as TWI clock input (X2 dependent).					
6	WDX2	Watchdog Clock Control Bit Set to select the oscillator clock divided by 2 as watchdog clock input (X2 independent). Clear to select the peripheral clock as watchdog clock input (X2 dependent).					
5	-	Reserved The values read from this bit is indeterminate. Do not set this bit.					
4	SIX2	Enhanced UART Clock (Mode 0 and 2) Control Bit Set to select the oscillator clock divided by 2 as UART clock input (X2 independent). Clear to select the peripheral clock as UART clock input (X2 dependent)..					
3	-	Reserved The values read from this bit is indeterminate. Do not set this bit.					
2	T1X2	Timer 1 Clock Control Bit Set to select the oscillator clock divided by 2 as timer 1 clock input (X2 independent). Clear to select the peripheral clock as timer 1 clock input (X2 dependent).					
1	T0X2	Timer 0 Clock Control Bit Set to select the oscillator clock divided by 2 as timer 0 clock input (X2 independent). Clear to select the peripheral clock as timer 0 clock input (X2 dependent).					
0	X2	System Clock Control Bit Clear to select 12 clock periods per machine cycle (STD mode, $F_{CPU} = F_{PER} = F_{OSC}/2$). Set to select 6 clock periods per machine cycle (X2 mode, $F_{CPU} = F_{PER} = F_{OSC}$).					

Reset Value = 0000 000Xb (AT89C51SND2C) or 0000 0000b (AT83SND2C)

Table 5-2. PLLCON Register
PLLCON (S:E9h) – PLL Control Register

7	6	5	4	3	2	1	0
R1	R0	-	-	PLLRES	-	PLLEN	PLOCK
Bit Number	Bit Mnemonic	Description					
7 - 6	R1:0	PLL Least Significant Bits R Divider 2 LSB of the 10-bit R divider.					
5 - 4	-	Reserved The values read from these bits are always 0. Do not set these bits.					
3	PLLRES	PLL Reset Bit Set this bit to reset the PLL. Clear this bit to free the PLL and allow enabling.					
2	-	Reserved The value read from this bit is always 0. Do not set this bit.					

Bit Number	Bit Mnemonic	Description
1	PLLEN	PLL Enable Bit Set to enable the PLL. Clear to disable the PLL.
0	PLOCK	PLL Lock Indicator Set by hardware when PLL is locked. Clear by hardware when PLL is unlocked.

Reset Value = 0000 1000b

Table 5-3. PLLNDIV Register

PLLNDIV (S:EEh) – PLL N Divider Register

7	6	5	4	3	2	1	0
-	N6	N5	N4	N3	N2	N1	N0

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is always 0. Do not set this bit.
6 - 0	N6:0	PLL N Divider 7 - bit N divider.

Reset Value = 0000 0000b

Table 5-4. PLLRDIV Register

PLLRDIV (S:EFh) – PLL R Divider Register

7	6	5	4	3	2	1	0
R9	R8	R7	R6	R5	R4	R3	R2

Bit Number	Bit Mnemonic	Description
7 - 0	R9:2	PLL Most Significant Bits R Divider 8 MSB of the 10-bit R divider.

Reset Value = 0000 0000b

6. Program/Code Memory


The AT8xC51SND2C execute up to 64K Bytes of program/code memory. Figure 6-1 shows the split of internal and external program/code memory spaces depending on the product.

The AT83SND2C product provides the internal program/code memory in ROM memory while the AT89C51SND2C product provides it in Flash memory. These 2 products do not allow external code memory execution.

The Flash memory increases EPROM and ROM functionality by in-circuit electrical erasure and programming. The high voltage needed for programming or erasing Flash cells is generated on-chip using the standard V_{DD} voltage, made possible by the internal charge pump. Thus, the AT89C51SND2C can be programmed using only one voltage and allows In-application software programming. Hardware programming mode is also available using common programming tools. See the application note 'Programming T89C51x and AT89C51x with Device Programmers'.

The AT89C51SND2C implements an additional 4K Bytes of on-chip boot Flash memory provided in Flash memory. This boot memory is delivered programmed with a standard boot loader software allowing In-System Programming (ISP). It also contains some Application Programming Interface routines named API routines allowing In Application Programming (IAP) by using user's own boot loader.


Figure 6-1. Program/Code Memory Organization



6.1 ROM Memory Architecture

As shown in Figure 6-2 the AT83SND2C ROM memory is composed of one space detailed in the following paragraph.

Figure 6-2. AT83SND2C Memory Architecture




6.1.1 User Space

This space is composed of a 64K Bytes ROM memory programmed during the manufacturing process. It contains the user’s application code.

6.2 Flash Memory Architecture

As shown in Figure 6-3 the AT89C51SND2C Flash memory is composed of four spaces detailed in the following paragraphs.

Figure 6-3. AT89C51SND2C Memory Architecture



6.2.1 User Space

This space is composed of a 64K Bytes Flash memory organized in 512 pages of 128 Bytes. It contains the user’s application code.

This space can be read or written by both software and hardware modes.

6.2.2 Boot Space

This space is composed of a 4K Bytes Flash memory. It contains the boot loader for In-System Programming and the routines for In Application Programming.

This space can only be read or written by hardware mode using a parallel programming tool.

6.2.3 Hardware Security Space

This space is composed of one Byte: the Hardware Security Byte (HSB see Table 6-3) divided in 2 separate nibbles. The MSN contains the X2 mode configuration bit and the Boot Loader Jump Bit as detailed in Section “Boot Memory Execution”, page 20 and can be written by software while the LSN contains the lock system level to protect the memory content against piracy as detailed in Section “Hardware Security System”, page 20 and can only be written by hardware.

6.2.4 Extra Row Space

This space is composed of 2 Bytes:

- The Software Boot Vector (SBV, see Table 6-4).
This Byte is used by the software boot loader to build the boot address.
- The Software Security Byte (SSB, see Table 6-5).
This Byte is used to lock the execution of some boot loader commands.

6.3 Hardware Security System

The AT89C51SND2C implements three lock bits LB2:0 in the LSN of HSB (see Table 6-3) providing three levels of security for user’s program as described in Table 6-1 while the AT83SND2C is always set in read disabled mode.

Level 0 is the level of an erased part and does not enable any security feature.

Level 1 locks the hardware programming of both user and boot memories.

Level 2 locks also hardware verifying of both user and boot memories

Level 3 locks also the external execution.

Table 6-1. Lock Bit Features⁽¹⁾

Level	LB2	LB1	LB0	Internal Execution	External Execution	Hardware Verifying	Hardware Programming	Software Programming
0	U	U	U	Enable	Enable	Enable	Enable	Enable
1	U	U	P	Enable	Enable	Enable	Disable	Enable
2	U	P	X	Enable	Enable	Disable	Disable	Enable
3 ⁽³⁾	P	X	X	Enable	Disable	Disable	Disable	Enable

Notes: 1. U means unprogrammed, P means programmed and X means don’t care (programmed or unprogrammed).

2. AT89C51SND2C products are delivered with third level programmed to ensure that the code programmed by software using ISP or user’s boot loader is secured from any hardware piracy.

6.4 Boot Memory Execution

As internal C51 code space is limited to 64K Bytes, some mechanisms are implemented to allow boot memory to be mapped in the code space for execution at addresses from F000h to FFFFh. The boot memory is enabled by setting the ENBOOT bit in AUXR1 (see Figure 6-2). The three ways to set this bit are detailed in the following sections.

6.4.1 Software Boot Mapping

The software way to set ENBOOT consists in writing to AUXR1 from the user’s software. This enables boot loader or API routines execution.

6.4.2 Hardware Condition Boot Mapping


The hardware condition is based on the \overline{ISP} pin. When driving this pin to low level, the chip reset sets ENBOOT and forces the reset vector to F000h instead of 0000h in order to execute the boot loader software.

As shown in Figure 6-4 the hardware condition always allows in-system recovery when user's memory has been corrupted.

6.4.3 Programmed Condition Boot Mapping

The programmed condition is based on the Boot Loader Jump Bit (BLJB) in HSB. As shown in Figure 6-4 when this bit is programmed (by hardware or software programming mode), the chip reset set ENBOOT and forces the reset vector to F000h instead of 0000h, in order to execute the boot loader software.

Figure 6-4. Hardware Boot Process Algorithm



The software process (boot loader) is detailed in the "Boot Loader Datasheet" Document.

6.5 Preventing Flash Corruption

See Section "Reset Recommendation to Prevent Flash Corruption", page 48.

6.6 Registers

Table 6-2. AUXR1 Register
AUXR1 (S:A2h) – Auxiliary Register 1

7	6	5	4	3	2	1	0
-	-	ENBOOT	-	GF3	0	-	DPS
Bit Number	Bit Mnemonic	Description					
7 - 6	-	Reserved The value read from these bits are indeterminate. Do not set these bits.					
5	ENBOOT ¹	Enable Boot Flash Set this bit to map the boot Flash in the code space between at addresses F000h to FFFFh. Clear this bit to disable boot Flash.					
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.					
3	GF3	General Flag This bit is a general-purpose user flag.					
2	0	Always Zero This bit is stuck to logic 0 to allow INC AUXR1 instruction without affecting GF3 flag.					
1	-	Reserved for Data Pointer Extension.					
0	DPS	Data Pointer Select Bit Set to select second data pointer: DPTR1. Clear to select first data pointer: DPTR0.					

Reset Value = XXXX 00X0b

Note: 1. ENBOOT bit is only available in AT89C51SND2C product.

6.7 Hardware Bytes

Table 6-3. HSB Byte – Hardware Security Byte

7	6	5	4	3	2	1	0
X2B	BLJB	-	-	-	LB2	LB1	LB0
Bit Number	Bit Mnemonic	Description					
7	X2B ⁽¹⁾	X2 Bit Program this bit to start in X2 mode. Unprogram (erase) this bit to start in standard mode.					
6	BLJB ⁽²⁾	Boot Loader Jump Bit Program this bit to execute the boot loader at address F000h on next reset. Unprogram (erase) this bit to execute user's application at address 0000h on next reset.					
5 - 4	-	Reserved The value read from these bits is always unprogrammed. Do not program these bits.					
3	-	Reserved The value read from this bit is always unprogrammed. Do not program this bit.					
2 - 0	LB2:0	Hardware Lock Bits Refer to for bits description.					

Reset Value = XXUU UXXX, UUUU UUUU after an hardware full chip erase.

- Note:
1. X2B initializes the X2 bit in CKCON during the reset phase.
 2. In order to ensure boot loader activation at first power-up, AT89C51SND2C products are delivered with BLJB programmed.
 3. Bits 0 to 3 (LSN) can only be programmed by hardware mode.

Table 6-4. SBV Byte – Software Boot Vector

	7	6	5	4	3	2	1	0
	ADD15	ADD14	ADD13	ADD12	ADD11	ADD10	ADD9	ADD8

Bit Number	Bit Mnemonic	Description
7 - 0	ADD15:8	MSB of the user's boot loader 16-bit address location Refer to the boot loader datasheet for usage information (boot loader dependent)

Reset Value = XXXX XXXX, UUUU UUUU after an hardware full chip erase.

Table 6-5. SSB Byte – Software Security Byte

	7	6	5	4	3	2	1	0
	SSB7	SSB6	SSB5	SSB4	SSB3	SSB2	SSB1	SSB0

Bit Number	Bit Mnemonic	Description
7 - 0	SSB7:0	Software Security Byte Data Refer to the boot loader datasheet for usage information (boot loader dependent)

Reset Value = XXXX XXXX, UUUU UUUU after an hardware full chip erase.

7. Data Memory


The AT8xC51SND2C provides data memory access in 2 different spaces:

1. The internal space mapped in three separate segments:
 - The lower 128 Bytes RAM segment
 - The upper 128 Bytes RAM segment
 - The expanded 2048 Bytes RAM segment
2. The external space.

A fourth internal segment is available but dedicated to Special Function Registers, SFRs, (addresses 80h to FFh) accessible by direct addressing mode. For information on this segment, refer to the Section “Special Function Registers”, page 31.

Figure 7-1 shows the internal and external data memory spaces organization.

Figure 7-1. Internal and External Data Memory Organization



7.1 Internal Space

7.1.1 Lower 128 Bytes RAM


The lower 128 Bytes of RAM (see Figure 7-2) are accessible from address 00h to 7Fh using direct or indirect addressing modes. The lowest 32 Bytes are grouped into 4 banks of 8 registers (R0 to R7). 2 bits RS0 and RS1 in PSW register (see Table 7-4) select which bank is in use according to Table 7-1. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing, and can be used for context switching in interrupt service routines.

Table 7-1. Register Bank Selection

RS1	RS0	Description
0	0	Register bank 0 from 00h to 07h
0	1	Register bank 1 from 08h to 0Fh
1	0	Register bank 2 from 10h to 17h
1	1	Register bank 3 from 18h to 1Fh

The next 16 Bytes above the register banks form a block of bit-addressable memory space. The C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00h to 7Fh.

Figure 7-2. Lower 128 Bytes Internal RAM Organization



7.1.2 Upper 128 Bytes RAM

The upper 128 Bytes of RAM are accessible from address 80h to FFh using only indirect addressing mode.

7.1.3 Expanded RAM

The on-chip 2K Bytes of expanded RAM (ERAM) are accessible from address 0000h to 07FFh using indirect addressing mode through MOVX instructions. In this address range, EXTRAM bit in AUXR register (see Table 7-5) is used to select the ERAM (default) or the XRAM. As shown in Figure 7-1 when EXTRAM = 0, the ERAM is selected and when EXTRAM = 1, the XRAM is selected (see Section “External Space”).

The ERAM memory can be resized using XRS1:0 bits in AUXR register to dynamically increase external access to the XRAM space. Table 7-2 details the selected ERAM size and address range.

Table 7-2. ERAM Size Selection

XRS1	XRS0	ERAM Size	Address
0	0	256 Bytes	0 to 00FFh
0	1	512 Bytes	0 to 01FFh
1	0	1K Byte	0 to 03FFh
1	1	2K Bytes	0 to 07FFh

Note: Lower 128 Bytes RAM, Upper 128 Bytes RAM, and expanded RAM are made of volatile memory cells. This means that the RAM content is indeterminate after power-up and must then be initialized properly.

7.2 External Space

7.2.1 Memory Interface

The external memory interface comprises the external bus (port 0 and port 2) as well as the bus control signals (\overline{RD} , \overline{WR} , and ALE).

Figure 7-3 shows the structure of the external address bus. P0 carries address A7:0 while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 7-3 describes the external memory interface signals.

Figure 7-3. External Data Memory Interface Structure




Table 7-3. External Data Memory Interface Signals

Signal Name	Type	Description	Alternate Function
A15:8	O	Address Lines Upper address lines for the external bus.	P2.7:0
AD7:0	I/O	Address/Data Lines Multiplexed lower address lines and data for the external memory.	P0.7:0
ALE	O	Address Latch Enable ALE signals indicates that valid address information are available on lines AD7:0.	-
\overline{RD}	O	Read Read signal output to external data memory.	P3.7
\overline{WR}	O	Write Write signal output to external memory.	P3.6

7.2.2 Page Access Mode

The AT8xC51SND2C implement a feature called Page Access that disables the output of DPH on P2 when executing MOVX @DPTR instruction. Page Access is enable by setting the DPH-DIS bit in AUXR register.

Page Access is useful when application uses both ERAM and 256 Bytes of XRAM. In this case, software modifies intensively EXTRAM bit to select access to ERAM or XRAM and must save it if used in interrupt service routine. Page Access allows external access above 00FFh address without generating DPH on P2. Thus ERAM is accessed using MOVX @Ri or MOVX @DPTR with DPTR < 0100h, < 0200h, < 0400h or < 0800h depending on the XRS1:0 bits value. Then XRAM is accessed using MOVX @DPTR with DPTR ≥ 0800h regardless of XRS1:0 bits value while keeping P2 for general I/O usage.

7.2.3 External Bus Cycles


This section describes the bus cycles the AT8xC51SND2C executes to read (see Figure 7-4), and write data (see Figure 7-5) in the external data memory. External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator clock period

in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2 mode, refer to the Section “X2 Feature”, page 14.

Slow peripherals can be accessed by stretching the read and write cycles. This is done using the M0 bit in AUXR register. Setting this bit changes the width of the \overline{RD} and \overline{WR} signals from 3 to 15 CPU clock periods.


For simplicity, Figure 7-4 and Figure 7-5 depict the bus cycle waveforms in idealized form and do not provide precise timing information. For bus cycle timing parameters refer to the Section “AC Characteristics”.

Figure 7-4. External Data Read Waveforms



- Notes:
1. \overline{RD} signal may be stretched using M0 bit in AUXR register.
 2. When executing MOVX @Ri instruction, P2 outputs SFR content.
 3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 outputs SFR content instead of DPH.

Figure 7-5. External Data Write Waveforms



- Notes:
1. \overline{WR} signal may be stretched using M0 bit in AUXR register.
 2. When executing MOVX @Ri instruction, P2 outputs SFR content.
 3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 outputs SFR content instead of DPH.


7.3 Dual Data Pointer

7.3.1 Description

The AT8xC51SND2C implement a second data pointer for speeding up code execution and reducing code size in case of intensive usage of external memory accesses.

DPTR0 and DPTR1 are seen by the CPU as DPTR and are accessed using the SFR addresses 83h and 84h that are the DPH and DPL addresses. The DPS bit in AUXR1 register (see Table 6-2) is used to select whether DPTR is the data pointer 0 or the data pointer 1 (see Figure 7-6).

Figure 7-6. Dual Data Pointer Implementation



7.3.2 Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a “source” pointer and the other one as a “destination” pointer.

Below is an example of block move implementation using the 2 pointers and coded in assembler. The latest C compiler also takes advantage of this feature by providing enhanced algorithm libraries.

The INC instruction is a short (2 Bytes) and fast (6 CPU clocks) way to manipulate the DPS bit in the AUXR1 register. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry.

```

; ASCII block move using dual data pointers
; Modifies DPTR0, DPTR1, A and PSW
; Ends when encountering NULL character
; Note: DPS exits opposite of entry state unless an extra INC AUXR1 is added

```

```

AUXR1    EQU    0A2h

move:    mov    DPTR,#SOURCE ; address of SOURCE
         inc    AUXR1        ; switch data pointers
         mov    DPTR,#DEST  ; address of DEST
mv_loop: inc    AUXR1        ; switch data pointers
         movx   A,@DPTR     ; get a Byte from SOURCE
         inc    DPTR        ; increment SOURCE address
         inc    AUXR1        ; switch data pointers
         movx   @DPTR,A     ; write the Byte to DEST
         inc    DPTR        ; increment DEST address
         jnz   mv_loop      ; check for NULL terminator
end_move:

```

7.4 Registers

Table 7-4. PSW Register
PSW (S:D0h) – Program Status Word Register

7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	F1	P
Bit Number	Bit Mnemonic	Description					
7	CY	Carry Flag Carry out from bit 1 of ALU operands.					
6	AC	Auxiliary Carry Flag Carry out from bit 1 of addition operands.					
5	F0	User Definable Flag 0					
4 - 3	RS1:0	Register Bank Select Bits Refer to Table 7-1 for bits description.					
2	OV	Overflow Flag Overflow set by arithmetic operations.					
1	F1	User Definable Flag 1					
0	P	Parity Bit Set when ACC contains an odd number of 1's. Cleared when ACC contains an even number of 1's.					

Reset Value = 0000 0000b

Table 7-5. AUXR Register
AUXR (S:8Eh) – Auxiliary Control Register

7	6	5	4	3	2	1	0
-	EXT16	M0	DPHDIS	XRS1	XRS0	EXTRAM	AO
Bit Number	Bit Mnemonic	Description					
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.					
6	EXT16	External 16-bit Access Enable Bit Set to enable 16-bit access mode during MOVX instructions. Clear to disable 16-bit access mode and enable standard 8-bit access mode during MOVX instructions.					
5	M0	External Memory Access Stretch Bit Set to stretch RD or WR signals duration to 15 CPU clock periods. Clear not to stretch RD or WR signals and set duration to 3 CPU clock periods.					
4	DPHDIS	DPH Disable Bit Set to disable DPH output on P2 when executing MOVX @DPTR instruction. Clear to enable DPH output on P2 when executing MOVX @DPTR instruction.					
3 - 2	XRS1:0	Expanded RAM Size Bits Refer to Table 7-2 for ERAM size description.					

Bit Number	Bit Mnemonic	Description
1	EXTRAM	External RAM Enable Bit Set to select the external XRAM when executing MOVX @Ri or MOVX @DPTR instructions. Clear to select the internal expanded RAM when executing MOVX @Ri or MOVX @DPTR instructions.
0	AO	ALE Output Enable Bit Set to output the ALE signal only during MOVX instructions. Clear to output the ALE signal at a constant rate of $F_{CPU}/3$.

Reset Value = X000 1101b

8. Special Function Registers

The Special Function Registers (SFRs) of the AT8xC51SND2C derivatives fall into the categories detailed in Table 8-1 to Table . The relative addresses of these SFRs are provided together with their reset values in Table 8-19. In this table, the bit-addressable registers are identified by Note 1.

Table 8-1. C51 Core SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
ACC	E0h	Accumulator								
B	F0h	B Register								
PSW	D0h	Program Status Word	CY	AC	F0	RS1	RS0	OV	F1	P
SP	81h	Stack Pointer								
DPL	82h	Data Pointer Low Byte								
DPH	83h	Data Pointer High Byte								

Table 8-2. System Management SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
PCON	87h	Power Control	SMOD1	SMOD0	-	-	GF1	GF0	PD	IDL
AUXR	8Eh	Auxiliary Register 0	-	EXT16	M0	DPHDIS	XRS1	XRS0	EXTRAM	AO
AUXR1	A2h	Auxiliary Register 1	-	-	ENBOOT ⁽¹⁾	-	GF3	0	-	DPS
NVERS	FBh	Version Number	NV7	NV6	NV5	NV4	NV3	NV2	NV1	NV0

Note: 1. ENBOOT bit is only available in AT89C51SND2C product.

Table 8-3. PLL and System Clock SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
CKCON	8Fh	Clock Control	-	-	-	-	-	-	-	X2
PLLCON	E9h	PLL Control	R1	R0	-	-	PLLRES	-	PLLEN	PLOCK
PLLNDIV	EEh	PLL N Divider	-	N6	N5	N4	N3	N2	N1	N0
PLLRDIV	EFh	PLL R Divider	R9	R8	R7	R6	R5	R4	R3	R2

Table 8-4. Interrupt SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
IEN0	A8h	Interrupt Enable Control 0	EA	EAUD	EMP3	ES	ET1	EX1	ET0	EX0
IEN1	B1h	Interrupt Enable Control 1	-	EUSB	-	EKB	-	ESPI	EI2C	EMMC
IPH0	B7h	Interrupt Priority Control High 0	-	IPHAUD	IPHMP3	IPHS	IPHT1	IPHX1	IPHT0	IPHX0
IPL0	B8h	Interrupt Priority Control Low 0	-	IPLAUD	IPLMP3	IPLS	IPLT1	IPLX1	IPLT0	IPLX0
IPH1	B3h	Interrupt Priority Control High 1	-	IPHUSB	-	IPHKB	IPHADC	IPHSPI	IPHI2C	IPHMMC

Table 8-4. Interrupt SFRs (Continued)

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
IPL1	B2h	Interrupt Priority Control Low 1	-	IPLUSB	-	IPLKB	IPLADC	IPLSPI	IPLI2C	IPLMMC

Table 8-5. Port SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
P0	80h	8-bit Port 0								
P2	A0h	8-bit Port 2								
P3	B0h	8-bit Port 3								
P4	C0h	4-bit Port 4	-	-	-	-				

Table 8-6. Auxiliary SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
AUXCON	90h	Auxiliary Control	SDA	SCL	-	AUDCDOU T	AUDCDIN	AUDCCL K	AUDCCS	KIN0

Table 8-7. Flash Memory SFR

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
FCON ⁽¹⁾	D1h	Flash Control	FPL3	FPL2	FPL1	FPL0	FPS	FMOD1	FMOD0	FBUSY

Note: 1. FCON register is only available in AT89C51SND2C product.

Table 8-8. Timer SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
TCON	88h	Timer/Counter 0 and 1 Control	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
TMOD	89h	Timer/Counter 0 and 1 Modes	GATE1	C/T1#	M11	M01	GATE0	C/T0#	M10	M00
TL0	8Ah	Timer/Counter 0 Low Byte								
TH0	8Ch	Timer/Counter 0 High Byte								
TL1	8Bh	Timer/Counter 1 Low Byte								
TH1	8Dh	Timer/Counter 1 High Byte								
WDTRST	A6h	Watchdog Timer Reset								
WDTPRG	A7h	Watchdog Timer Program	-	-	-	-	-	WTO2	WTO1	WTO0

Table 8-9. MP3 Decoder SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
MP3CON	AAh	MP3 Control	MPEN	MPBBST	CRCEN	MSKANC	MSKREQ	MSKLAY	MSKSYN	MSKCRC
MP3STA	C8h	MP3 Status	MPANC	MPREQ	ERRLAY	ERRSYN	ERRCRC	MPFS1	MPFS0	MPVER
MP3STA1	AFh	MP3 Status 1	-	-	-	MPFREQ	MPBREQ	-	-	-

Table 8-9. MP3 Decoder SFRs (Continued)

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
MP3DAT	ACh	MP3 Data	MPD7	MPD6	MPD5	MPD4	MPD3	MPD2	MPD1	MPD0
MP3ANC	ADh	MP3 Ancillary Data	AND7	AND6	AND5	AND4	AND3	AND2	AND1	AND0
MP3VOL	9Eh	MP3 Audio Volume Control Left	-	-	-	VOL4	VOL3	VOL2	VOL1	VOL0
MP3VOR	9Fh	MP3 Audio Volume Control Right	-	-	-	VOR4	VOR3	VOR2	VOR1	VOR0
MP3BAS	B4h	MP3 Audio Bass Control	-	-	-	BAS4	BAS3	BAS2	BAS1	BAS0
MP3MED	B5h	MP3 Audio Medium Control	-	-	-	MED4	MED3	MED2	MED1	MED0
MP3TRE	B6h	MP3 Audio Treble Control	-	-	-	TRE4	TRE3	TRE2	TRE1	TRE0
MP3CLK	EBh	MP3 Clock Divider	-	-	-	MPCD4	MPCD3	MPCD2	MPCD1	MPCD0

Table 8-10. Audio Interface SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
AUDCON0	9Ah	Audio Control 0	JUST4	JUST3	JUST2	JUST1	JUST0	POL	DSIZ	HLR
AUDCON1	9Bh	Audio Control 1	SRC	DRQEN	MSREQ	MUDRN	-	DUP1	DUP0	AUDEN
AUDSTA	9Ch	Audio Status	SREQ	UDRN	AUBUSY	-	-	-	-	-
AUDDAT	9Dh	Audio Data	AUD7	AUD6	AUD5	AUD4	AUD3	AUD2	AUD1	AUD0
AUDCLK	ECh	Audio Clock Divider	-	-	-	AUCD4	AUCD3	AUCD2	AUCD1	AUCD0

Table 8-11. USB Controller SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
USBCON	BCh	USB Global Control	USBE	SUSPCLK	SDRMWU P	-	UPRSM	RMWUPE	CONFIG	FADDEN
USBADDR	C6h	USB Address	FEN	UADD6	UADD5	UADD4	UADD3	UADD2	UADD1	UADD0
USBINT	BDh	USB Global Interrupt	-	-	WUPCPU	EORINT	SOFINT	-	-	SPINT
USBIEN	BEh	USB Global Interrupt Enable	-	-	EWUPCPU	EORINT	ESOFINT	-	-	ESPINT
UEPNUM	C7h	USB Endpoint Number	-	-	-	-	-	-	EPNUM1	EPNUM0
UEPCONX	D4h	USB Endpoint X Control	EPEN	NAKIEN	NAKOUT	NAKIN	DTGL	EPDIR	EPTYPE1	EPTYPE0
UEPSTAX	CEh	USB Endpoint X Status	DIR	RXOUTB 1	STALLRQ	TXRDY	STLCRC	RXSETU P	RXOUTB 0	TXCMP
UEPRST	D5h	USB Endpoint Reset	-	-	-	-	-	EP2RST	EP1RST	EP0RST
UEPINT	F8h	USB Endpoint Interrupt	-	-	-	-	-	EP2INT	EP1INT	EP0INT
UEPIEN	C2h	USB Endpoint Interrupt Enable	-	-	-	-	-	EP2INTE	EP1INTE	EP0INTE
UEPDATX	CFh	USB Endpoint X FIFO Data	FDAT7	FDAT6	FDAT5	FDAT4	FDAT3	FDAT2	FDAT1	FDAT0
UBYCTX	E2h	USB Endpoint X Byte Counter	-	BYCT6	BYCT5	BYCT4	BYCT3	BYCT2	BYCT1	BYCT0
UFNUML	BAh	USB Frame Number Low	FNUM7	FNUM6	FNUM5	FNUM4	FNUM3	FNUM2	FNUM1	FNUM0
UFNUMH	BBh	USB Frame Number High	-	-	CRCOK	CRCERR	-	FNUM10	FNUM9	FNUM8
USBCLK	EAh	USB Clock Divider	-	-	-	-	-	-	USBCD1	USBCD0

Table 8-12. MMC Controller SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
MMCON0	E4h	MMC Control 0	DRPTR	DTPTR	CRPTR	CTPTR	MBLOCK	DFMT	RFMT	CRCDIS
MMCON1	E5h	MMC Control 1	BLEN3	BLEN2	BLEN1	BLEN0	DATDIR	DATEN	RESPEN	CMDEN
MMCON2	E6h	MMC Control 2	MMCEN	DCR	CCR	-	-	DATD1	DATD0	FLOWC
MMSTA	DEh	MMC Control and Status	-	-	CBUSY	CRC16S	DATFS	CRC7S	RESPFS	CFLCK
MMINT	E7h	MMC Interrupt	MCBI	EORI	EOCI	EOF1	F2F1	F1F1	F2EI	F1EI
MMMSK	DFh	MMC Interrupt Mask	MCBM	EORM	EOCM	EOFM	F2FM	F1FM	F2EM	F1EM
MMCMD	DDh	MMC Command	MC7	MC6	MC5	MC4	MC3	MC2	MC1	MC0
MMDAT	DC h	MMC Data	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0
MMCLK	EDh	MMC Clock Divider	MMCD7	MMCD6	MMCD5	MMCD4	MMCD3	MMCD2	MMCD1	MMCD0

Table 8-13. IDE Interface SFR

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
DAT16H	F9h	High Order Data Byte	D15	D14	D13	D12	D11	D10	D9	D8

Table 8-14. Serial I/O Port SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
SCON	98h	Serial Control	FE/SM0	SM1	SM2	REN	TB8	RB8	TI	RI
SBUF	99h	Serial Data Buffer								
SADEN	B9h	Slave Address Mask								
SADDR	A9h	Slave Address								
BDRCON	92h	Baud Rate Control				BRR	TBCK	RBCK	SPD	SRC
BRL	91h	Baud Rate Reload								

Table 8-15. SPI Controller SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
SPCON	C3h	SPI Control	SPR2	SPEN	SSDIS	MSTR	CPOL	CPHA	SPR1	SPR0
SPSTA	C4h	SPI Status	SPIF	WCOL	-	MODF	-	-	-	-
SPDAT	C5h	SPI Data	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0

Table 8-16. Two Wire Controller SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
SSCON	93h	Synchronous Serial Control	SSCR2	SSPE	SSSTA	SSSTO	SSI	SSAA	SSCR1	SSCR0
SSSTA	94h	Synchronous Serial Status	SSC4	SSC3	SSC2	SSC1	SSC0	0	0	0
SSDAT	95h	Synchronous Serial Data	SSD7	SSD6	SSD5	SSD4	SSD3	SSD2	SSD1	SSD0
SSADR	96h	Synchronous Serial Address	SSA7	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSGC

Table 8-17. Keyboard Interface SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
KBCON	A3h	Keyboard Control	-	-	-	KINL0	-	-	-	KINM0
KBSTA	A4h	Keyboard Status	KPDE	-	-	-	-	-	-	KINF0

Table 8-18. A/D Controller SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
ADCON	F3h	ADC Control	-	ADIDL	ADEN	ADEOC	ADSST	-	-	ADCS
ADCLK	F2h	ADC Clock Divider	-	-	-	ADCD4	ADCD3	ADCD2	ADCD1	ADCD0
ADDL	F4h	ADC Data Low Byte	-	-	-	-	-	-	ADAT1	ADAT0
ADDH	F5h	ADC Data High Byte	ADAT9	ADAT8	ADAT7	ADAT6	ADAT5	ADAT4	ADAT3	ADAT2

Table 8-19. SFR Addresses and Reset Values

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h	UEPINT 0000 0000	DAT16H XXXX XXXX		NVERS XXXX XXXX ⁽²⁾					FFh
F0h	B ⁽¹⁾ 0000 0000		ADCLK 0000 0000	ADCON 0000 0000	ADDL 0000 0000	ADDH 0000 0000			F7h
E8h		PLLCON 0000 1000	USBCLK 0000 0000	MP3CLK 0000 0000	AUDCLK 0000 0000	MMCLK 0000 0000	PLLNDIV 0000 0000	PLLRDIV 0000 0000	EFh
E0h	ACC ⁽¹⁾ 0000 0000		UBYCTLX 0000 0000		MMCON0 0000 0000	MMCON1 0000 0000	MMCON2 0000 0000	MMINT 0000 0011	E7h
D8h	P5 ⁽¹⁾ XXXX 1111				MMDAT 1111 1111	MMCMD 1111 1111	MMSTA 0000 0000	MMMSK 1111 1111	DFh
D0h	PSW ⁽¹⁾ 0000 0000	FCON ⁽³⁾ 1111 0000 ⁽⁴⁾			UEPCONX 1000 0000	UEPRST 0000 0000			D7h
C8h	MP3STA ⁽¹⁾ 0000 0001						UEPSTAX 0000 0000	UEPDATX XXXX XXXX	CFh
C0h	P4 ⁽¹⁾ 1111 1111		UEPIEN 0000 0000	SPCON 0001 0100	SPSTA 0000 0000	SPDAT XXXX XXXX	USBADDR 0000 0000	UEPNUM 0000 0000	C7h
B8h	IPL0 ⁽¹⁾ X000 0000	SADEN 0000 0000	UFNUML 0000 0000	UFNUMH 0000 0000	USBCON 0000 0000	USBINT 0000 0000	USBIEN 0001 0000		BFh
B0h	P3 ⁽¹⁾ 1111 1111	IEN1 0000 0000	IPL1 0000 0000	IPH1 0000 0000	MP3BAS 0000 0000	MP3MED 0000 0000	MP3TRE 0000 0000	IPH0 X000 0000	B7h
A8h	IEN0 ⁽¹⁾ 0000 0000	SADDR 0000 0000	MP3CON 0011 1111		MP3DAT 0000 0000	MP3ANC 0000 0000		MP3STA1 0100 0001	AFh
A0h	P2 ⁽¹⁾ 1111 1111		AUXR1 XXXX 00X0	KBCON 0000 1111	KBSTA 0000 0000		WDRST XXX XXXX	WDTPRG XXXX X000	A7h
98h	SCON 0000 0000	SBUF XXXX XXXX	AUDCON0 0000 1000	AUDCON1 1011 0010	AUDSTA 1100 0000	AUDDAT 1111 1111	MP3VOL 0000 0000	MP3VOR 0000 0000	9Fh
90h	AUXCON ⁽¹⁾ 1111 1111	BRL 0000 0000	BDRCON XXX0 0000	SSCON 0000 0000	SSSTA 1111 1000	SSDAT 1111 1111	SSADR 1111 1110		97h
88h	TCON ⁽¹⁾ 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR X000 1101	CKCON 0000 000X ⁽⁵⁾	8Fh
80h	P0 ⁽¹⁾ 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00XX 0000	87h
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	

 Reserved 

- Notes:
- SFR registers with least significant nibble address equal to 0 or 8 are bit-addressable.
 - NVERS reset value depends on the silicon version: 1000 0100 for AT89C51SND2C product and 0000 0001 for AT83SND2C product.
 - FCON register is only available in AT89C51SND2C product.
 - FCON reset value is 00h in case of reset with hardware condition.
 - CKCON reset value depends on the X2B bit (programmed or unprogrammed) in the Hardware Byte.

9. Interrupt System

The AT8xC51SND2C, like other control-oriented computer architectures, employ a program interrupt method. This operation branches to a subroutine and performs some service in response to the interrupt. When the subroutine completes, execution resumes at the point where the interrupt occurred. Interrupts may occur as a result of internal AT8xC51SND2C activity (e.g., timer overflow) or at the initiation of electrical signals external to the microcontroller (e.g., keyboard). In all cases, interrupt operation is programmed by the system designer, who determines priority of interrupt service relative to normal code execution and other interrupt service routines. All of the interrupt sources are enabled or disabled by the system designer and may be manipulated dynamically.

A typical interrupt event chain occurs as follows:

- An internal or external device initiates an interrupt-request signal. The AT8xC51SND2C, latches this event into a flag buffer.
- The priority of the flag is compared to the priority of other interrupts by the interrupt handler. A high priority causes the handler to set an interrupt flag.
- This signals the instruction execution unit to execute a context switch. This context switch breaks the current flow of instruction sequences. The execution unit completes the current instruction prior to a save of the program counter (PC) and reloads the PC with the start address of a software service routine.
- The software service routine executes assigned tasks and as a final activity performs a RETI (return from interrupt) instruction. This instruction signals completion of the interrupt, resets the interrupt-in-progress priority and reloads the program counter. Program operation then continues from the original point of interruption.

Table 9-1. Interrupt System Signals

Signal Name	Type	Description	Alternate Function
$\overline{\text{INT0}}$	I	External Interrupt 0 See section "External Interrupts", page 40.	P3.2
$\overline{\text{INT1}}$	I	External Interrupt 1 See section "External Interrupts", page 40.	P3.3
KIN0	I	Keyboard Interrupt Input See section "Keyboard Interface", page 204.	-

Six interrupt registers are used to control the interrupt system. 2 8-bit registers are used to enable separately the interrupt sources: IEN0 and IEN1 registers (see Table 9-4 and Table 9-5). Four 8-bit registers are used to establish the priority level of the different sources: IPH0, IPL0, IPH1 and IPL1 registers (see Table 9-6 to Table 9-9).

9.1 Interrupt System Priorities

Each of the interrupt sources on the AT8xC51SND2C can be individually programmed to one of four priority levels. This is accomplished by one bit in the Interrupt Priority High registers (IPH0 and IPH1) and one bit in the Interrupt Priority Low registers (IPL0 and IPL1). This provides each interrupt source four possible priority levels according to Table 9-2.

Table 9-2. Priority Levels


IPHxx	IPLxx	Priority Level
0	0	0 Lowest
0	1	1
1	0	2
1	1	3 Highest

A low-priority interrupt is always interrupted by a higher priority interrupt but not by another interrupt of lower or equal priority. Higher priority interrupts are serviced before lower priority interrupts. The response to simultaneous occurrence of equal priority interrupts is determined by an internal hardware polling sequence detailed in Table 9-3. Thus, within each priority level there is a second priority structure determined by the polling sequence. The interrupt control system is shown in Figure 9-1.

Table 9-3. Priority within Same Level

Interrupt Name	Priority Number	Interrupt Address Vectors	Interrupt Request Flag Cleared by Hardware (H) or by Software (S)
INT $\overline{0}$	0 (Highest Priority)	C:0003h	H if edge, S if level
Timer 0	1	C:000Bh	H
INT $\overline{1}$	2	C:0013h	H if edge, S if level
Timer 1	3	C:001Bh	H
Serial Port	4	C:0023h	S
MP3 Decoder	5	C:002Bh	S
Audio Interface	6	C:0033h	S
MMC Interface	7	C:003Bh	S
Two Wire Controller	8	C:0043h	S
SPI Controller	9	C:004Bh	S
A to D Converter	10	C:0053h	S
Keyboard	11	C:005Bh	S
Reserved	12	C:0063h	-
USB	13	C:006Bh	S
Reserved	14 (Lowest Priority)	C:0073h	-

Figure 9-1. Interrupt Control System




9.2 External Interrupts

9.2.1 $\overline{\text{INT1:0}}$ Inputs

External interrupts $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ ($\overline{\text{INTn}}$, $n = 0$ or 1) pins may each be programmed to be level-triggered or edge-triggered, dependent upon bits IT0 and IT1 (ITn , $n = 0$ or 1) in TCON register as shown in Figure 9-2. If $\text{ITn} = 0$, $\overline{\text{INTn}}$ is triggered by a low level at the pin. If $\text{ITn} = 1$, $\overline{\text{INTn}}$ is negative-edge triggered. External interrupts are enabled with bits EX0 and EX1 (EXn , $n = 0$ or 1) in IEN0 . Events on $\overline{\text{INTn}}$ set the interrupt request flag IEn in TCON register. If the interrupt is edge-triggered, the request flag is cleared by hardware when vectoring to the interrupt service routine. If the interrupt is level-triggered, the interrupt service routine must clear the request flag and the interrupt must be deasserted before the end of the interrupt service routine.

$\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ inputs provide both the capability to exit from Power-down mode on low level signals as detailed in section “Exiting Power-down Mode”, page 50.

Figure 9-2. $\overline{\text{INT1:0}}$ Input Circuitry




9.2.2 KIN0 Inputs

External interrupts KIN0 provides the capability to connect a keyboard. For detailed information on this inputs, refer to section “Keyboard Interface”, page 204.

9.2.3 Input Sampling

External interrupt pins ($\overline{\text{INT1:0}}$ and KIN0) are sampled once per peripheral cycle (6 peripheral clock periods) (see Figure 9-3). A level-triggered interrupt pin held low or high for more than 6 peripheral clock periods (12 oscillator in standard mode or 6 oscillator clock periods in X2 mode) guarantees detection. Edge-triggered external interrupts must hold the request pin low for at least 6 peripheral clock periods.

Figure 9-3. Minimum Pulse Timings



9.3 Registers

Table 9-4. IEN0 Register
IEN0 (S:A8h) – Interrupt Enable Register 0

7	6	5	4	3	2	1	0
EA	EAUD	EMP3	ES	ET1	EX1	ET0	EX0
Bit Number	Bit Mnemonic	Description					
7	EA	Enable All Interrupt Bit Set to enable all interrupts. Clear to disable all interrupts. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its interrupt enable bit.					
6	EAUD	Audio Interface Interrupt Enable Bit Set to enable audio interface interrupt. Clear to disable audio interface interrupt.					
5	EMP3	MP3 Decoder Interrupt Enable Bit Set to enable MP3 decoder interrupt. Clear to disable MP3 decoder interrupt.					
4	ES	Serial Port Interrupt Enable Bit Set to enable serial port interrupt. Clear to disable serial port interrupt.					
3	ET1	Timer 1 Overflow Interrupt Enable Bit Set to enable timer 1 overflow interrupt. Clear to disable timer 1 overflow interrupt.					
2	EX1	External Interrupt 1 Enable bit Set to enable external interrupt 1. Clear to disable external interrupt 1.					
1	ET0	Timer 0 Overflow Interrupt Enable Bit Set to enable timer 0 overflow interrupt. Clear to disable timer 0 overflow interrupt.					
0	EX0	External Interrupt 0 Enable Bit Set to enable external interrupt 0. Clear to disable external interrupt 0.					

Reset Value = 0000 0000b

Table 9-5. IEN1 Register
IEN1 (S:B1h) – Interrupt Enable Register 1

7	6	5	4	3	2	1	0
-	EUSB	-	EKB	-	ESPI	EI2C	EMMC
Bit Number	Bit Mnemonic	Description					
7	-	Reserved The value read from this bit is always 0. Do not set this bit.					
6	EUSB	USB Interface Interrupt Enable Bit Set this bit to enable USB interrupts. Clear this bit to disable USB interrupts.					
5	-	Reserved The value read from this bit is always 0. Do not set this bit.					
4	EKB	Keyboard Interface Interrupt Enable Bit Set to enable Keyboard interrupt. Clear to disable Keyboard interrupt.					
3	EADC	A to D Converter Interrupt Enable Bit Set to enable ADC interrupt. Clear to disable ADC interrupt.					
2	ESPI	SPI Controller Interrupt Enable Bit Set to enable SPI interrupt. Clear to disable SPI interrupt.					
1	EI2C	Two Wire Controller Interrupt Enable Bit Set to enable Two Wire interrupt. Clear to disable Two Wire interrupt.					
0	EMMC	MMC Interface Interrupt Enable Bit Set to enable MMC interrupt. Clear to disable MMC interrupt.					

Reset Value = 0000 0000b

Table 9-6. IPH0 Register
IPH0 (S:B7h) – Interrupt Priority High Register 0

7	6	5	4	3	2	1	0
-	IPHAUD	IPHMP3	IPHS	IPHT1	IPHX1	IPHT0	IPHX0
Bit Number	Bit Mnemonic	Description					
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.					
6	IPHAUD	Audio Interface Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					
5	IPHMP3	MP3 Decoder Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					
4	IPHS	Serial Port Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					
3	IPHT1	Timer 1 Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					
2	IPHX1	External Interrupt 1 Priority Level MSB Refer to Table 9-2 for priority level description.					
1	IPHT0	Timer 0 Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					
0	IPHX0	External Interrupt 0 Priority Level MSB Refer to Table 9-2 for priority level description.					

Reset Value = X000 0000b

Table 9-7. IPH1 Register
IPH1 (S:B3h) – Interrupt Priority High Register 1

7	6	5	4	3	2	1	0
-	IPHUSB	-	IPHKB	-	IPHSPI	IPHI2C	IPHMMC
Bit Number	Bit Mnemonic	Description					
7	-	Reserved The value read from this bit is always 0. Do not set this bit.					
6	IPHUSB	USB Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					
5	-	Reserved The value read from this bit is always 0. Do not set this bit.					
4	IPHKB	Keyboard Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					
3	IPHADC	A to D Converter Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					
2	IPHSPI	SPI Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					
1	IPHI2C	Two Wire Controller Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					
0	IPHMMC	MMC Interrupt Priority Level MSB Refer to Table 9-2 for priority level description.					

Reset Value = 0000 0000b

Table 9-8. IPL0 Register
IPL0 (S:B8h) - Interrupt Priority Low Register 0

7	6	5	4	3	2	1	0
-	IPLAUD	IPLMP3	IPLS	IPLT1	IPLX1	IPLT0	IPLX0
Bit Number	Bit Mnemonic	Description					
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.					
6	IPLAUD	Audio Interface Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					
5	IPLMP3	MP3 Decoder Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					
4	IPLS	Serial Port Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					
3	IPLT1	Timer 1 Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					
2	IPLX1	External Interrupt 1 Priority Level LSB Refer to Table 9-2 for priority level description.					
1	IPLT0	Timer 0 Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					
0	IPLX0	External Interrupt 0 Priority Level LSB Refer to Table 9-2 for priority level description.					

Reset Value = X000 0000b

Table 9-9. IPL1 Register
IPL1 (S:B2h) – Interrupt Priority Low Register 1

7	6	5	4	3	2	1	0
-	IPLUSB	-	IPLKB	-	IPLSPI	IPLI2C	IPLMMC
Bit Number	Bit Mnemonic	Description					
7	-	Reserved The value read from this bit is always 0. Do not set this bit.					
6	IPLUSB	USB Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					
5	-	Reserved The value read from this bit is always 0. Do not set this bit.					
4	IPLKB	Keyboard Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					
3	IPLADC	A to D Converter Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					
2	IPLSPI	SPI Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					
1	IPLI2C	Two Wire Controller Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					
0	IPLMMC	MMC Interrupt Priority Level LSB Refer to Table 9-2 for priority level description.					

Reset Value = 0000 0000b

10. Power Management

2 power reduction modes are implemented in the AT8xC51SND2C: the Idle mode and the Power-down mode. These modes are detailed in the following sections. In addition to these power reduction modes, the clocks of the core and peripherals can be dynamically divided by 2 using the X2 mode detailed in section “X2 Feature”, page 14.

10.1 Reset

In order to start-up (cold reset) or to restart (warm reset) properly the microcontroller, an high level has to be applied on the RST pin. A bad level leads to a wrong initialization of the internal registers like SFRs, Program Counter... and to unpredictable behavior of the microcontroller. A proper device reset initializes the AT8xC51SND2C and vectors the CPU to address 0000h. RST input has a pull-down resistor allowing power-on reset by simply connecting an external capacitor to V_{DD} as shown in Figure 10-1. A warm reset can be applied either directly on the RST pin or indirectly by an internal reset source such as the watchdog timer. Resistor value and input characteristics are discussed in the Section “DC Characteristics” of the AT8xC51SND2C datasheet. The status of the Port pins during reset is detailed in [Table 10-1](#).

Figure 10-1. Reset Circuitry and Power-On Reset




Table 10-1. Pin Conditions in Special Operating Modes

Mode	Port 0	Port 1	Port 2	Port 3	Port 4	Port 5	MMC	Audio
Reset	Floating	High	High	High	High	High	Floating	¹
Idle	Data	Data	Data	Data	Data	Data	Data	Data
Power-down	Data	Data	Data	Data	Data	Data	Data	Data

Note: 1. Refer to section “Audio Output Interface”, page 74.

10.1.1 Cold Reset

2 conditions are required before enabling a CPU start-up:

- V_{DD} must reach the specified V_{DD} range
- The level on X1 input pin must be outside the specification (V_{IH} , V_{IL})

If one of these 2 conditions are not met, the microcontroller does not start correctly and can execute an instruction fetch from anywhere in the program space. An active level applied on the RST pin must be maintained till both of the above conditions are met. A reset is active when the level V_{IH1} is reached and when the pulse width covers the period of time where V_{DD} and the oscillator are not stabilized. 2 parameters have to be taken into account to determine the reset pulse width:

- V_{DD} rise time,
- Oscillator startup time.

To determine the capacitor value to implement, the highest value of these 2 parameters has to be chosen. Table 10-2 gives some capacitor values examples for a minimum R_{RST} of 50 k Ω and different oscillator startup and V_{DD} rise times.

Table 10-2. Minimum Reset Capacitor Value for a 50 k Ω Pull-down Resistor⁽¹⁾

Oscillator Start-Up Time	VDD Rise Time		
	1 ms	10 ms	100 ms
5 ms	820 nF	1.2 μ F	12 μ F
20 ms	2.7 μ F	3.9 μ F	12 μ F

Note: 1. These values assume V_{DD} starts from 0V to the nominal value. If the time between 2 on/off sequences is too fast, the power-supply de-coupling capacitors may not be fully discharged, leading to a bad reset sequence.


10.1.2 Warm Reset

To achieve a valid reset, the reset signal must be maintained for at least 2 machine cycles (24 oscillator clock periods) while the oscillator is running. The number of clock periods is mode independent (X2 or X1).

10.1.3 Watchdog Reset

As detailed in section “Watchdog Timer”, page 60, the WDT generates a 96-clock period pulse on the RST pin. In order to properly propagate this pulse to the rest of the application in case of external capacitor or power-supply supervisor circuit, a 1 k Ω resistor must be added as shown in Figure 10-2.

Figure 10-2. Reset Circuitry for WDT Reset-out Usage



10.2 Reset Recommendation to Prevent Flash Corruption

An example of bad initialization situation may occur in an instance where the bit ENBOOT in AUXR1 register is initialized from the hardware bit BLJB upon reset. Since this bit allows mapping of the bootloader in the code area, a reset failure can be critical.

If one wants the ENBOOT cleared in order to unmap the boot from the code area (yet due to a bad reset) the bit ENBOOT in SFRs may be set. If the value of Program Counter is accidentally in the range of the boot memory addresses then a Flash access (write or erase) may corrupt the Flash on-chip memory.

It is recommended to use an external reset circuitry featuring power supply monitoring to prevent system malfunction during periods of insufficient power supply voltage (power supply failure, power supply switched off).

10.3 Idle Mode

Idle mode is a power reduction mode that reduces the power consumption. In this mode, program execution halts. Idle mode freezes the clock to the CPU at known states while the peripherals continue to be clocked (refer to section "Oscillator", page 13). The CPU status before entering Idle mode is preserved, i.e., the program counter and program status word register retain their data for the duration of Idle mode. The contents of the SFRs and RAM are also retained. The status of the Port pins during Idle mode is detailed in [Table 10-1](#).

10.3.1 Entering Idle Mode

To enter Idle mode, the user must set the IDL bit in PCON register (see Table 10-3). The AT8xC51SND2C enters Idle mode upon execution of the instruction that sets IDL bit. The instruction that sets IDL bit is the last instruction executed.

Note: If IDL bit and PD bit are set simultaneously, the AT8xC51SND2C enter Power-down mode. Then it does not go in Idle mode when exiting Power-down mode.

10.3.2 Exiting Idle Mode

There are 2 ways to exit Idle mode:

1. Generate an enabled interrupt.
 - Hardware clears IDL bit in PCON register which restores the clock to the CPU. Execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated Idle mode. The general-purpose flags (GF1 and GF0 in PCON register) may be used to indicate whether an interrupt occurred during normal operation or during Idle mode. When Idle mode is exited by an interrupt, the interrupt service routine may examine GF1 and GF0.
2. Generate a reset.
 - A logic high on the RST pin clears IDL bit in PCON register directly and asynchronously. This restores the clock to the CPU. Program execution momentarily resumes with the instruction immediately following the instruction that activated the Idle mode and may continue for a number of clock cycles before the internal reset algorithm takes control. Reset initializes the AT8xC51SND2C and vectors the CPU to address C:0000h.

Note: During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the Port pins to be accessed. To avoid unexpected outputs at the Port pins, the instruction immediately following the instruction that activated Idle mode should not write to a Port pin or to the external RAM.

10.4 Power-down Mode

The Power-down mode places the AT8xC51SND2C in a very low power state. Power-down mode stops the oscillator and freezes all clocks at known states (refer to the Section "Oscillator", page 13). The CPU status prior to entering Power-down mode is preserved, i.e., the program counter, program status word register retain their data for the duration of Power-down mode. In addition, the SFRs and RAM contents are preserved. The status of the Port pins during Power-down mode is detailed in [Table 10-1](#).

Note: V_{DD} may be reduced to as low as V_{RET} during Power-down mode to further reduce power dissipation. Notice, however, that V_{DD} is not reduced until Power-down mode is invoked.

10.4.1 Entering Power-down Mode

To enter Power-down mode, set PD bit in PCON register. The AT8xC51SND2C enters the Power-down mode upon execution of the instruction that sets PD bit. The instruction that sets PD bit is the last instruction executed.

10.4.2 Exiting Power-down Mode

If V_{DD} was reduced during the Power-down mode, do not exit Power-down mode until V_{DD} is restored to the normal operating level.

There are 2 ways to exit the Power-down mode:

1. Generate an enabled external interrupt.
 - The AT8xC51SND2C provides capability to exit from Power-down using $\overline{INT0}$, $\overline{INT1}$, and KIN0 inputs. In addition, using KIN input provides high or low level exit capability (see section “Keyboard Interface”, page 204). Hardware clears PD bit in PCON register which starts the oscillator and restores the clocks to the CPU and peripherals. Using \overline{INTn} input, execution resumes when the input is released (see Figure 10-3) while using KINx input, execution resumes after counting 1024 clock ensuring the oscillator is restarted properly (see Figure 10-4). This behavior is necessary for decoding the key while it is still pressed. In both cases, execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated Power-down mode.

- Note:
1. The external interrupt used to exit Power-down mode must be configured as level sensitive ($\overline{INT0}$ and $\overline{INT1}$) and must be assigned the highest priority. In addition, the duration of the interrupt must be long enough to allow the oscillator to stabilize. The execution will only resume when the interrupt is deasserted.
 2. Exit from power-down by external interrupt does not affect the SFRs nor the internal RAM content.

Figure 10-3. Power-down Exit Waveform Using $\overline{INT1:0}$





Figure 10-4. Power-down Exit Waveform Using KIN0



- Note:
1. KIN0 can be high or low-level triggered.
 2. Generate a reset.

- A logic high on the RST pin clears PD bit in PCON register directly and asynchronously. This starts the oscillator and restores the clock to the CPU and peripherals. Program execution momentarily resumes with the instruction immediately following the instruction that activated Power-down mode and may continue for a number of clock cycles before the internal reset algorithm takes control. Reset initializes the AT8xC51SND2C and vectors the CPU to address 0000h.

- Notes:
1. During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the Port pins to be accessed. To avoid unexpected outputs at the Port pins, the instruction immediately following the instruction that activated the Power-down mode should not write to a Port pin or to the external RAM.
 2. Exit from power-down by reset redefines all the SFRs, but does not affect the internal RAM content.

10.5 Registers

Table 10-3. PCON Register

PCON (S:87h) – Power Configuration Register

7	6	5	4	3	2	1	0
SMOD1	SMOD0	-	-	GF1	GF0	PD	IDL
Bit Number	Bit Mnemonic	Description					
7	SMOD1	Serial Port Mode Bit 1 Set to select double baud rate in mode 1,2 or 3.					
6	SMOD0	Serial Port Mode Bit 0 Set to select FE bit in SCON register. Clear to select SM0 bit in SCON register.					
5 - 4	-	Reserved The value read from these bits is indeterminate. Do not set these bits.					
3	GF1	General-Purpose Flag 1 One use is to indicate whether an interrupt occurred during normal operation or during Idle mode.					
2	GF0	General-Purpose Flag 0 One use is to indicate whether an interrupt occurred during normal operation or during Idle mode.					
1	PD	Power-Down Mode Bit Cleared by hardware when an interrupt or reset occurs. Set to activate the Power-down mode. If IDL and PD are both set, PD takes precedence.					
0	IDL	Idle Mode Bit Cleared by hardware when an interrupt or reset occurs. Set to activate the Idle mode. If IDL and PD are both set, PD takes precedence.					

Reset Value = 00XX 0000b

11. Timers/Counters

The AT8xC51SND2C implement 2 general-purpose, 16-bit Timers/Counters. They are identified as Timer 0 and Timer 1, and can be independently configured to operate in a variety of modes as a Timer or as an event Counter. When operating as a Timer, the Timer/Counter runs for a programmed length of time, then issues an interrupt request. When operating as a Counter, the Timer/Counter counts negative transitions on an external pin. After a preset number of counts, the Counter issues an interrupt request.

The various operating modes of each Timer/Counter are described in the following sections.

11.1 Timer/Counter Operations

For instance, a basic operation is Timer registers THx and TLx ($x = 0, 1$) connected in cascade to form a 16-bit Timer. Setting the run control bit (TRx) in TCON register (see Table 11-1) turns the Timer on by allowing the selected input to increment TLx. When TLx overflows it increments THx; when THx overflows it sets the Timer overflow flag (TFx) in TCON register. Setting the TRx does not clear the THx and TLx Timer registers. Timer registers can be accessed to obtain the current count or to enter preset values. They can be read at any time but TRx bit must be cleared to preset their values, otherwise, the behavior of the Timer/Counter is unpredictable.

The C/Tx# control bit selects Timer operation or Counter operation by selecting the divided-down peripheral clock or external pin Tx as the source for the counted signal. TRx bit must be cleared when changing the mode of operation, otherwise the behavior of the Timer/Counter is unpredictable.


For Timer operation ($C/Tx\# = 0$), the Timer register counts the divided-down peripheral clock. The Timer register is incremented once every peripheral cycle (6 peripheral clock periods). The Timer clock rate is $F_{PER}/6$, i.e., $F_{OSC}/12$ in standard mode or $F_{OSC}/6$ in X2 mode.

For Counter operation ($C/Tx\# = 1$), the Timer register counts the negative transitions on the Tx external input pin. The external input is sampled every peripheral cycles. When the sample is high in one cycle and low in the next one, the Counter is incremented. Since it takes 2 cycles (12 peripheral clock periods) to recognize a negative transition, the maximum count rate is $F_{PER}/12$, i.e., $F_{OSC}/24$ in standard mode or $F_{OSC}/12$ in X2 mode. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full peripheral cycle.

11.2 Timer Clock Controller

As shown in Figure 11-1, the Timer 0 (FT0) and Timer 1 (FT1) clocks are derived from either the peripheral clock (F_{PER}) or the oscillator clock (F_{OSC}) depending on the T0X2 and T1X2 bits in CKCON register. These clocks are issued from the Clock Controller block as detailed in Section “Clock Controller”, page 13. When T0X2 or T1X2 bit is set, the Timer 0 or Timer 1 clock frequency is fixed and equal to the oscillator clock frequency divided by 2. When cleared, the Timer clock frequency is equal to the oscillator clock frequency divided by 2 in standard mode or to the oscillator clock frequency in X2 mode.

Figure 11-1. Timer 0 and Timer 1 Clock Controller and Symbols



11.3 Timer 0

Timer 0 functions as either a Timer or event Counter in four modes of operation. Figure 11-2 through Figure 11-8 show the logical configuration of each mode.

Timer 0 is controlled by the four lower bits of TMOD register (see Table 11-2) and bits 0, 1, 4 and 5 of TCON register (see Table 11-1). TMOD register selects the method of Timer gating (GATE0), Timer or Counter operation (C/T0#) and mode of operation (M10 and M00). TCON register provides Timer 0 control functions: overflow flag (TF0), run control bit (TR0), interrupt flag (IE0) and interrupt type control bit (IT0).

For normal Timer operation (GATE0 = 0), setting TR0 allows TL0 to be incremented by the selected input. Setting GATE0 and TR0 allows external pin INT0 to control Timer operation.

Timer 0 overflow (count rolls over from all 1s to all 0s) sets TF0 flag generating an interrupt request.

It is important to stop Timer/Counter before changing mode.

11.3.1 Mode 0 (13-bit Timer)

Mode 0 configures Timer 0 as a 13-bit Timer which is set up as an 8-bit Timer (TH0 register) with a modulo 32 prescaler implemented with the lower five bits of TL0 register (see Figure 11-2). The upper three bits of TL0 register are indeterminate and should be ignored. Prescaler overflow increments TH0 register. Figure 11-3 gives the overflow period calculation formula.

Figure 11-2. Timer/Counter x (x = 0 or 1) in Mode 0




Figure 11-3. Mode 0 Overflow Period Formula

$$TF_{xPER} = \frac{6 \cdot (16384 - (TH_x, TL_x))}{F_{TIM_x}}$$

11.3.2 Mode 1 (16-bit Timer)

Mode 1 configures Timer 0 as a 16-bit Timer with TH0 and TL0 registers connected in cascade (see Figure 11-4). The selected input increments TL0 register. Figure 11-5 gives the overflow period calculation formula when in timer mode.

Figure 11-4. Timer/Counter x (x = 0 or 1) in Mode 1




Figure 11-5. Mode 1 Overflow Period Formula

$$TF_{xPER} = \frac{6 \cdot (65536 - (TH_x, TL_x))}{F_{TIM_x}}$$

11.3.3 Mode 2 (8-bit Timer with Auto-Reload)

Mode 2 configures Timer 0 as an 8-bit Timer (TL0 register) that automatically reloads from TH0 register (see Table 11-2). TL0 overflow sets TF0 flag in TCON register and reloads TL0 with the contents of TH0, which is preset by software. When the interrupt request is serviced, hardware clears TF0. The reload leaves TH0 unchanged. The next reload value may be changed at any time by writing it to TH0 register. Figure 11-7 gives the autoreload period calculation formula when in timer mode.

Figure 11-6. Timer/Counter x (x = 0 or 1) in Mode 2




Figure 11-7. Mode 2 Autoreload Period Formula

$$TF_{xPER} = \frac{6 \cdot (256 - TH_x)}{F_{TIM_x}}$$

11.3.4 Mode 3 (2 8-bit Timers)

Mode 3 configures Timer 0 such that registers TL0 and TH0 operate as separate 8-bit Timers (see Figure 11-8). This mode is provided for applications requiring an additional 8-bit Timer or Counter. TL0 uses the Timer 0 control bits C/T0# and GATE0 in TMOD register, and TR0 and TF0 in TCON register in the normal manner. TH0 is locked into a Timer function (counting $F_{TF1}/6$) and takes over use of the Timer 1 interrupt (TF1) and run control (TR1) bits. Thus, operation of Timer 1 is restricted when Timer 0 is in mode 3. Figure 11-7 gives the autoreload period calculation formulas for both TF0 and TF1 flags.

Figure 11-8. Timer/Counter 0 in Mode 3: 2 8-bit Counters




Figure 11-9. Mode 3 Overflow Period Formula

$$TF0_{PER} = \frac{6 \cdot (256 - TL0)}{F_{TIM0}} \qquad TF1_{PER} = \frac{6 \cdot (256 - TH0)}{F_{TIM0}}$$

11.4 Timer 1

Timer 1 is identical to Timer 0 except for Mode 3 which is a hold-count mode. The following comments help to understand the differences:

- Timer 1 functions as either a Timer or event Counter in three modes of operation. Figure 11-2 through Figure 11-6 show the logical configuration for modes 0, 1, and 2. Timer 1's mode 3 is a hold-count mode.
- Timer 1 is controlled by the four high-order bits of TMOD register (see Figure 11-2) and bits 2, 3, 6 and 7 of TCON register (see Figure 11-1). TMOD register selects the method of Timer gating (GATE1), Timer or Counter operation (C/T1#) and mode of operation (M11 and M01). TCON register provides Timer 1 control functions: overflow flag (TF1), run control bit (TR1), interrupt flag (IE1) and interrupt type control bit (IT1).
- Timer 1 can serve as the Baud Rate Generator for the Serial Port. Mode 2 is best suited for this purpose.
- For normal Timer operation (GATE1 = 0), setting TR1 allows TL1 to be incremented by the selected input. Setting GATE1 and TR1 allows external pin INT1 to control Timer operation.
- Timer 1 overflow (count rolls over from all 1s to all 0s) sets the TF1 flag generating an interrupt request.

- When Timer 0 is in mode 3, it uses Timer 1's overflow flag (TF1) and run control bit (TR1). For this situation, use Timer 1 only for applications that do not require an interrupt (such as a Baud Rate Generator for the Serial Port) and switch Timer 1 in and out of mode 3 to turn it off and on.
- It is important to stop the Timer/Counter before changing modes.

11.4.1 Mode 0 (13-bit Timer)

Mode 0 configures Timer 1 as a 13-bit Timer, which is set up as an 8-bit Timer (TH1 register) with a modulo-32 prescaler implemented with the lower 5 bits of the TL1 register (see Figure 11-2). The upper 3 bits of TL1 register are ignored. Prescaler overflow increments TH1 register.

11.4.2 Mode 1 (16-bit Timer)

Mode 1 configures Timer 1 as a 16-bit Timer with TH1 and TL1 registers connected in cascade (see Figure 11-4). The selected input increments TL1 register.

11.4.3 Mode 2 (8-bit Timer with Auto-Reload)

Mode 2 configures Timer 1 as an 8-bit Timer (TL1 register) with automatic reload from TH1 register on overflow (see Figure 11-6). TL1 overflow sets TF1 flag in TCON register and reloads TL1 with the contents of TH1, which is preset by software. The reload leaves TH1 unchanged.


11.4.4 Mode 3 (Halt)

Placing Timer 1 in mode 3 causes it to halt and hold its count. This can be used to halt Timer 1 when TR1 run control bit is not available i.e. when Timer 0 is in mode 3.

11.5 Interrupt

Each Timer handles one interrupt source that is the timer overflow flag TF0 or TF1. This flag is set every time an overflow occurs. Flags are cleared when vectoring to the Timer interrupt routine. Interrupts are enabled by setting ETx bit in IEN0 register. This assumes interrupts are globally enabled by setting EA bit in IEN0 register.

Figure 11-10. Timer Interrupt System



11.6 Registers

Table 11-1. TCON Register

TCON (S:88h) – Timer/Counter Control Register

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
Bit Number	Bit Mnemonic	Description					
7	TF1	Timer 1 Overflow Flag Cleared by hardware when processor vectors to interrupt routine. Set by hardware on Timer/Counter overflow, when Timer 1 register overflows.					
6	TR1	Timer 1 Run Control Bit Clear to turn off Timer/Counter 1. Set to turn on Timer/Counter 1.					
5	TF0	Timer 0 Overflow Flag Cleared by hardware when processor vectors to interrupt routine. Set by hardware on Timer/Counter overflow, when Timer 0 register overflows.					
4	TR0	Timer 0 Run Control Bit Clear to turn off Timer/Counter 0. Set to turn on Timer/Counter 0.					
3	IE1	Interrupt 1 Edge Flag Cleared by hardware when interrupt is processed if edge-triggered (see IT1). Set by hardware when external interrupt is detected on INT1 pin.					
2	IT1	Interrupt 1 Type Control Bit Clear to select low level active (level triggered) for external interrupt 1 ($\overline{INT1}$). Set to select falling edge active (edge triggered) for external interrupt 1.					
1	IE0	Interrupt 0 Edge Flag Cleared by hardware when interrupt is processed if edge-triggered (see IT0). Set by hardware when external interrupt is detected on INT0 pin.					
0	IT0	Interrupt 0 Type Control Bit Clear to select low level active (level triggered) for external interrupt 0 ($\overline{INT0}$). Set to select falling edge active (edge triggered) for external interrupt 0.					

Reset Value = 0000 0000b

7	6	5	4	3	2	1	0
GATE1	C/T1#	M11	M01	GATE0	C/T0#	M10	M00

Bit Number	Bit Mnemonic	Description
7	GATE1	Timer 1 Gating Control Bit Clear to enable Timer 1 whenever TR1 bit is set. Set to enable Timer 1 only while $\overline{\text{INT1}}$ pin is high and TR1 bit is set.
6	C/T1#	Timer 1 Counter/Timer Select Bit Clear for Timer operation: Timer 1 counts the divided-down system clock. Set for Counter operation: Timer 1 counts negative transitions on external pin T1.
5	M11	Timer 1 Mode Select Bits <u>M11 M01</u> <u>Operating mode</u> 0 0 Mode 0: 8-bit Timer/Counter (TH1) with 5-bit prescaler (TL1). 0 1 Mode 1: 16-bit Timer/Counter. 1 0 Mode 2: 8-bit auto-reload Timer/Counter (TL1). ⁽¹⁾ 1 1 Mode 3: Timer 1 halted. Retains count.
4	M01	
3	GATE0	
2	C/T0#	Timer 0 Counter/Timer Select Bit Clear for Timer operation: Timer 0 counts the divided-down system clock. Set for Counter operation: Timer 0 counts negative transitions on external pin T0.
1	M10	Timer 0 Mode Select Bit <u>M10 M00</u> <u>Operating mode</u> 0 0 Mode 0: 8-bit Timer/Counter (TH0) with 5-bit prescaler (TL0). 0 1 Mode 1: 16-bit Timer/Counter. 1 0 Mode 2: 8-bit auto-reload Timer/Counter (TL0). ⁽²⁾ 1 1 Mode 3: TL0 is an 8-bit Timer/Counter. TH0 is an 8-bit Timer using Timer 1's TR0 and TF0 bits.
0	M00	

Notes: 1. Reloaded from TH1 at overflow.
2. Reloaded from TH0 at overflow.

Reset Value = 0000 0000b

Table 11-2. TH0 Register

TH0 (S:8Ch) – Timer 0 High Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-

Bit Number	Bit Mnemonic	Description
7:0		High Byte of Timer 0

Reset Value = 0000 0000b

Table 11-3. TL0 Register

TL0 (S:8Ah) – Timer 0 Low Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-

Bit Number	Bit Mnemonic	Description
7:0		Low Byte of Timer 0

Reset Value = 0000 0000b

Table 11-4. TH1 Register

TH1 (S:8Dh) – Timer 1 High Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-

Bit Number	Bit Mnemonic	Description
7:0		High Byte of Timer 1

Reset Value = 0000 0000b

Table 11-5. TL1 Register

TL1 (S:8Bh) – Timer 1 Low Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-

Bit Number	Bit Mnemonic	Description
7:0		Low Byte of Timer 1

Reset Value = 0000 0000b

12. Watchdog Timer

The AT8xC51SND2C implement a hardware Watchdog Timer (WDT) that automatically resets the chip if it is allowed to time out. The WDT provides a means of recovering from routines that do not complete successfully due to software or hardware malfunctions.

12.1 Description


The WDT consists of a 14-bit prescaler followed by a 7-bit programmable counter. As shown in Figure 12-1, the 14-bit prescaler is fed by the WDT clock detailed in Section “Watchdog Clock Controller”, page 60.

The Watchdog Timer Reset register (WDTRST, see Table 12-2) provides control access to the WDT, while the Watchdog Timer Program register (WDTPRG, see Figure 12-4) provides time-out period programming.

Three operations control the WDT:

- Chip reset clears and disables the WDT.
- Programming the time-out value to the WDTPRG register.
- Writing a specific 2-Byte sequence to the WDTRST register clears and enables the WDT.


Figure 12-1. WDT Block Diagram



12.2 Watchdog Clock Controller

As shown in Figure 12-2 the WDT clock (F_{WDT}) is derived from either the peripheral clock (F_{PER}) or the oscillator clock (F_{OSC}) depending on the WTX2 bit in CKCON register. These clocks are issued from the Clock Controller block as detailed in Section "Clock Controller", page 13. When WTX2 bit is set, the WDT clock frequency is fixed and equal to the oscillator clock frequency divided by 2. When cleared, the WDT clock frequency is equal to the oscillator clock frequency divided by 2 in standard mode or to the oscillator clock frequency in X2 mode.

Figure 12-2. WDT Clock Controller and Symbol



12.3 Watchdog Operation

After reset, the WDT is disabled. The WDT is enabled by writing the sequence 1Eh and E1h into the WDTRST register. As soon as it is enabled, there is no way except the chip reset to disable it. If it is not cleared using the previous sequence, the WDT overflows and forces a chip reset. This overflow generates a high level 96 oscillator periods pulse on the RST pin to globally reset the application (refer to Section “Power Management”, page 47).

The WDT time-out period can be adjusted using WTO2:0 bits located in the WDTPRG register accordingly to the formula shown in Figure 12-3. In this formula, WTOval represents the decimal value of WTO2:0 bits. Table 12-1 reports the time-out period depending on the WDT frequency.

Figure 12-3. WDT Time-Out Formula

$$WDT_{TO} = \frac{6 \cdot ((2^{14} \cdot 2^{WTOval}) - 1)}{F_{WDT}}$$

Table 12-1. WDT Time-Out Computation

WTO2	WTO1	WTO0	F _{WDT} (ms)					
			6 MHz ⁽¹⁾	8 MHz ⁽¹⁾	10 MHz ⁽¹⁾	12 MHz ⁽²⁾	16 MHz ⁽²⁾	20 MHz ⁽²⁾
0	0	0	16.38	12.28	9.83	8.19	6.14	4.92
0	0	1	32.77	24.57	19.66	16.38	12.28	9.83
0	1	0	65.54	49.14	39.32	32.77	24.57	19.66
0	1	1	131.07	98.28	78.64	65.54	49.14	39.32
1	0	0	262.14	196.56	157.29	131.07	98.28	78.64
1	0	1	524.29	393.1	314.57	262.14	196.56	157.29
1	1	0	1049	786.24	629.15	524.29	393.12	314.57
1	1	1	2097	1572	1258	1049	786.24	629.15

- Notes: 1. These frequencies are achieved in X1 mode or in X2 mode when WTX2 = 1:
 $F_{WDT} = F_{OSC} \div 2$.
 2. These frequencies are achieved in X2 mode when WTX2 = 0: $F_{WDT} = F_{OSC}$.

12.3.1 WDT Behavior during Idle and Power-down Modes

Operation of the WDT during power reduction modes deserves special attention.

The WDT continues to count while the AT8xC51SND2C is in Idle mode. This means that you must dedicate some internal or external hardware to service the WDT during Idle mode. One approach is to use a peripheral Timer to generate an interrupt request when the Timer overflows. The interrupt service routine then clears the WDT, reloads the peripheral Timer for the next service period and puts the AT8xC51SND2C back into Idle mode.

The Power-down mode stops all phase clocks. This causes the WDT to stop counting and to hold its count. The WDT resumes counting from where it left off if the Power-down mode is terminated by INT0, INT1 or keyboard interrupt. To ensure that the WDT does not overflow shortly after exiting the Power-down mode, it is recommended to clear the WDT just before entering Power-down mode.

The WDT is cleared and disabled if the Power-down mode is terminated by a reset.

12.4 Registers

Table 12-2. WDTRST Register

WDTRST (S:A6h Write only) – Watchdog Timer Reset Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7 - 0	-	Watchdog Control Value					

Reset Value = XXXX XXXXb

Figure 12-4. WDTPRG Register

WDTPRG (S:A7h) – Watchdog Timer Program Register

7	6	5	4	3	2	1	0
-	-	-	-	-	WTO2	WTO1	WTO0
Bit Number	Bit Mnemonic	Description					
7 - 3	-	Reserved The value read from these bits is indeterminate. Do not set these bits.					
2 - 0	WTO2:0	Watchdog Timer Time-Out Selection Bits Refer to Table 12-1 for time-out periods.					

Reset Value = XXXX X000b

13. MP3 Decoder

The AT8xC51SND2C implement a MPEG I/II audio layer 3 decoder better known as MP3 decoder.

In MPEG I (ISO 11172-3) three layers of compression have been standardized supporting three sampling frequencies: 48, 44.1, and 32 kHz. Among these layers, layer 3 allows highest compression rate of about 12:1 while still maintaining CD audio quality. For example, 3 minutes of CD audio (16-bit PCM, 44.1 kHz) data, which needs about 32M bytes of storage, can be encoded into only 2.7M bytes of MPEG I audio layer 3 data.

In MPEG II (ISO 13818-3), three additional sampling frequencies: 24, 22.05, and 16 kHz are supported for low bit rates applications.

The AT8xC51SND2C can decode in real-time the MPEG I audio layer 3 encoded data into a PCM audio data, and also supports MPEG II audio layer 3 additional frequencies.

Additional features are supported by the AT8xC51SND2C MP3 decoder such as volume control, bass, medium, and treble controls, bass boost effect and ancillary data extraction.


13.1 Decoder

13.1.1 Description

The C51 core interfaces to the MP3 decoder through nine special function registers: MP3CON, the MP3 Control register (see Table 13-5); MP3STA, the MP3 Status register (see Table 13-6); MP3DAT, the MP3 Data register (see Table 13-7); MP3ANC, the Ancillary Data register (see Table 13-9); MP3VOL and MP3VOR, the MP3 Volume Left and Right Control registers (see Table 13-10 and Table 13-11); MP3BAS, MP3MED, and MP3TRE, the MP3 Bass, Medium, and Treble Control registers (see Table 13-12, Table 13-13, and Table 13-14); and MPCLK, the MP3 Clock Divider register (see Table 13-15).

Figure 13-1 shows the MP3 decoder block diagram.

Figure 13-1. MP3 Decoder Block Diagram




13.1.2 MP3 Data

The MP3 decoder does not start any frame decoding before having a complete frame in its input buffer⁽¹⁾. In order to manage the load of MP3 data in the frame buffer, a hardware handshake consisting of data request and data acknowledgment is implemented. Each time the MP3 decoder needs MP3 data, it sets the MPREQ, MPFREQ and MPBREQ flags respectively in MP3STA and MP3STA1 registers. MPREQ flag can generate an interrupt if enabled as explained in Section "Interrupt". The CPU must then load data in the buffer by writing it through MP3DAT register thus acknowledging the previous request. As shown in Figure 13-2, the MPFREQ flag remains set while data (i.e a frame) is requested by the decoder. It is cleared when no more data is requested and set again when new data are requested. MPBREQ flag toggles at every Byte writing.

Note: 1. The first request after enable, consists in 1024 Bytes of data to fill in the input buffer.


Figure 13-2. Data Timing Diagram



13.1.3 MP3 Clock

The MP3 decoder clock is generated by division of the PLL clock. The division factor is given by MPCD4:0 bits in MP3CLK register. Figure 13-3 shows the MP3 decoder clock generator and its calculation formula. The MP3 decoder clock frequency depends only on the incoming MP3 frames.

Figure 13-3. MP3 Clock Generator and Symbol



As soon as the frame header has been decoded and the MPEG version extracted, the minimum MP3 input frequency must be programmed according to Table 13-1.

Table 13-1. MP3 Clock Frequency

MPEG Version	Minimum MP3 Clock (MHz)
I	21
II	10.5

13.2 Audio Controls

13.2.1 Volume Control

The MP3 decoder implements volume control on both right and left channels. The MP3VOR and MP3VOL registers allow a 32-step volume control according to Table 13-2.

Table 13-2. Volume Control

VOL4:0 or VOR4:0	Volume Gain (dB)
00000	Mute
00001	-33
00010	-27
11110	-1.5
11111	0

13.2.2 Equalization Control

Sound can be adjusted using a 3-band equalizer: a bass band under 750 Hz, a medium band from 750 Hz to 3300 Hz and a treble band over 3300 Hz. The MP3BAS, MP3MED, and MP3TRE registers allow a 32-step gain control in each band according to Table 13-3.

Table 13-3. Bass, Medium, Treble Control

BAS4:0 or MED4:0 or TRE4:0	Gain (dB)
00000	-∞
00001	-14
00010	-10
11110	+1
11111	+1.5

13.2.3 Special Effect

The MPBBST bit in MP3CON register allows enabling of a bass boost effect with the following characteristics: gain increase of +9 dB in the frequency under 375 Hz.

13.3 Decoding Errors

The three different errors that can appear during frame processing are detailed in the following sections. All these errors can trigger an interrupt as explained in Section "Interrupt", page 66.

13.3.1 Layer Error

The ERRSYN flag in MP3STA is set when a non-supported layer is decoded in the header of the frame that has been sent to the decoder.

13.3.2 Synchronization Error

The ERRSYN flag in MP3STA is set when no synchronization pattern is found in the data that have been sent to the decoder.

13.3.3 CRC Error

When the CRC of a frame does not match the one calculated, the flag ERRCRC in MP3STA is set. In this case, depending on the CRGEN bit in MP3CON, the frame is played or rejected. In both cases, noise may appear at audio output.

13.4 Frame Information

The MP3 frame header contains information on the audio data contained in the frame. These informations is made available in the MP3STA register for you information. MPVER and MPFS1:0 bits allow decoding of the sampling frequency according to Table 13-4. MPVER bit gives the MPEG version (2 or 1).


Table 13-4. MP3 Frame Frequency Sampling

MPVER	MPFS1	MPFS0	Fs (kHz)
0	0	0	22.05 (MPEG II)
0	0	1	24 (MPEG II)
0	1	0	16 (MPEG II)
0	1	1	Reserved
1	0	0	44.1 (MPEG I)
1	0	1	48 (MPEG I)
1	1	0	32 (MPEG I)
1	1	1	Reserved

13.5 Ancillary Data

MP3 frames also contain data bits called ancillary data. These data are made available in the MP3ANC register for each frame. As shown in Figure 13-4, the ancillary data are available by Bytes when MPANC flag in MP3STA register is set. MPANC flag is set when the ancillary buffer is not empty (at least one ancillary data is available) and is cleared only when there is no more ancillary data in the buffer. This flag can generate an interrupt as explained in Section "Interrupt", page 66. When set, software must read all Bytes to empty the ancillary buffer.

Figure 13-4. Ancillary Data Block Diagram



13.6 Interrupt

13.6.1 Description


As shown in Figure 13-5, the MP3 decoder implements five interrupt sources reported in ERRCRC, ERRSYN, ERRLAY, MPREQ, and MPANC flags in MP3STA register.

All these sources are maskable separately using MSKCRC, MSKSYN, MSKLAY, MSKREQ, and MSKANC mask bits respectively in MP3CON register.

The MP3 interrupt is enabled by setting EMP3 bit in IEN0 register. This assumes interrupts are globally enabled by setting EA bit in IEN0 register.

All interrupt flags but MPANC are cleared when reading MP3STA register. The MPANC flag is cleared by hardware when the ancillary buffer becomes empty..


Figure 13-5. MP3 Decoder Interrupt System



13.6.2 Management

Reading the MP3STA register automatically clears the interrupt flags (acknowledgment) except the MPANC flags. This implies that register content must be saved and tested, interrupt flag by interrupt flag to be sure not to forget any interrupts.

Figure 13-6. MP3 Interrupt Service Routine Flow



Note: 1. Test these bits only if needed (unmasked interrupt).

13.7 Registers

Table 13-5. MP3CON Register
MP3CON (S:AAh) – MP3 Decoder Control Register

7	6	5	4	3	2	1	0
MPEN	MPBBST	CRCEN	MSKANC	MSKREQ	MSKLAY	MSKSYN	MSKCRC
Bit Number	Bit Mnemonic	Description					
7	MPEN	MP3 Decoder Enable Bit Set to enable the MP3 decoder. Clear to disable the MP3 decoder.					
6	MPBBST	Bass Boost Bit Set to enable the bass boost sound effect. Clear to disable the bass boost sound effect.					
5	CRCEN	CRC Check Enable Bit Set to enable processing of frame that contains CRC error. Frame is played whatever the error. Clear to disable processing of frame that contains CRC error. Frame is skipped.					
4	MSKANC	MPANC Flag Mask Bit Set to prevent the MPANC flag from generating a MP3 interrupt. Clear to allow the MPANC flag to generate a MP3 interrupt.					
3	MSKREQ	MPREQ Flag Mask Bit Set to prevent the MPREQ flag from generating a MP3 interrupt. Clear to allow the MPREQ flag to generate a MP3 interrupt.					
2	MSKLAY	ERRLAY Flag Mask Bit Set to prevent the ERRLAY flag from generating a MP3 interrupt. Clear to allow the ERRLAY flag to generate a MP3 interrupt.					
1	MSKSYN	ERRSYN Flag Mask Bit Set to prevent the ERRSYN flag from generating a MP3 interrupt. Clear to allow the ERRSYN flag to generate a MP3 interrupt.					
0	MSKCRC	ERRCRC Flag Mask Bit Set to prevent the ERRCRC flag from generating a MP3 interrupt. Clear to allow the ERRCRC flag to generate a MP3 interrupt.					

Reset Value = 0011 1111b

Table 13-6. MP3STA Register
MP3STA (S:C8h Read Only) – MP3 Decoder Status Register

7	6	5	4	3	2	1	0
MPANC	MPREQ	ERRLAY	ERRSYN	ERRCRC	MPFS1	MPFS0	MPVER
Bit Number	Bit Mnemonic	Description					
7	MPANC	Ancillary Data Available Flag Set by hardware as soon as one ancillary data is available (buffer not empty). Cleared by hardware when no more ancillary data is available (buffer empty).					
6	MPREQ	MP3 Data Request Flag Set by hardware when MP3 decoder request data. Cleared when reading MP3STA.					
5	ERRLAY	Invalid Layer Error Flag Set by hardware when an invalid layer is encountered. Cleared when reading MP3STA.					
4	ERRSYN	Frame Synchronization Error Flag Set by hardware when no synchronization pattern is encountered in a frame. Cleared when reading MP3STA.					
3	ERRCRC	CRC Error Flag Set by hardware when a frame handling CRC is corrupted. Cleared when reading MP3STA.					
2 - 1	MPFS1:0	Frequency Sampling Bits Refer to Table 13-4 for bits description.					
0	MPVER	MPEG Version Bit Set by the MP3 decoder when the loaded frame is a MPEG I frame. Cleared by the MP3 decoder when the loaded frame is a MPEG II frame.					

Reset Value = 0000 0001b

Table 13-7. MP3DAT Register
MP3DAT (S:ACh) – MP3 Data Register

7	6	5	4	3	2	1	0
MPD7	MPD6	MPD5	MPD4	MPD3	MPD2	MPD1	MPD0
Bit Number	Bit Mnemonic	Description					
7 - 0	MPD7:0	Input Stream Data Buffer 8-bit MP3 stream data input buffer.					

Reset Value = 0000 0000b

Table 13-8. MP3STA1 Register
MP3STA1 (S:AFh) – MP3 Decoder Status Register 1

7	6	5	4	3	2	1	0
-	-	-	MPFREQ	MPFREQ	-	-	-

Bit Number	Bit Mnemonic	Description
7 - 5	-	Reserved The value read from these bits is always 0. Do not set these bits.
4	MPFREQ	MP3 Frame Data Request Flag Set by hardware when MP3 decoder request data. Cleared when MP3 decoder no more request data .
3	MPBREQ	MP3 Byte Data Request Flag Set by hardware when MP3 decoder request data. Cleared when writing to MP3DAT.
2 - 0	-	Reserved The value read from these bits is always 0. Do not set these bits.

Reset Value = 0001 0001b

Table 13-9. MP3ANC Register
MP3ANC (S:ADh Read Only) – MP3 Ancillary Data Register

7	6	5	4	3	2	1	0
AND7	AND6	AND5	AND4	AND3	AND2	AND1	AND0

Bit Number	Bit Mnemonic	Description
7 - 0	AND7:0	Ancillary Data Buffer MP3 ancillary data Byte buffer.

Reset Value = 0000 0000b

Table 13-10. MP3VOL Register
MP3VOL (S:9Eh) – MP3 Volume Left Control Register

7	6	5	4	3	2	1	0
-	-	-	VOL4	VOL3	VOL2	VOL1	VOL0

Bit Number	Bit Mnemonic	Description
7 - 5	-	Reserved The value read from these bits is always 0. Do not set these bits.
4 - 0	VOL4:0	Volume Left Value Refer to Table 13-2 for the left channel volume control description.

Reset Value = 0000 0000b

Table 13-11. MP3VOR Register
MP3VOR (S:9Fh) – MP3 Volume Right Control Register

7	6	5	4	3	2	1	0
-	-	-	VOR4	VOR3	VOR2	VOR1	VOR0
Bit Number	Bit Mnemonic	Description					
7 - 5	-	Reserved The value read from these bits is always 0. Do not set these bits.					
4 - 0	VOR4:0	Volume Right Value Refer to Table 13-2 for the right channel volume control description.					

Reset Value = 0000 0000b

Table 13-12. MP3BAS Register
MP3BAS (S:B4h) – MP3 Bass Control Register

7	6	5	4	3	2	1	0
-	-	-	BAS4	BAS3	BAS2	BAS1	BAS0
Bit Number	Bit Mnemonic	Description					
7 - 5	-	Reserved The value read from these bits is always 0. Do not set these bits.					
4 - 0	BAS4:0	Bass Gain Value Refer to Table 13-3 for the bass control description.					

Reset Value = 0000 0000b

Table 13-13. MP3MED Register
MP3MED (S:B5h) – MP3 Medium Control Register

7	6	5	4	3	2	1	0
-	-	-	MED4	MED3	MED2	MED1	MED0
Bit Number	Bit Mnemonic	Description					
7 - 5	-	Reserved The value read from these bits is always 0. Do not set these bits.					
4-0	MED4:0	Medium Gain Value Refer to Table 13-3 for the medium control description.					

Reset Value = 0000 0000b

Table 13-14. MP3TRE Register
MP3TRE (S:B6h) – MP3 Treble Control Register

7	6	5	4	3	2	1	0
-	-	-	TRE4	TRE3	TRE2	TRE1	TRE0
Bit Number	Bit Mnemonic	Description					
7 - 5	-	Reserved The value read from these bits is always 0. Do not set these bits.					
4-0	TRE4:0	Treble Gain Value Refer to Table 13-3 for the treble control description.					

Reset Value = 0000 0000b

Table 13-15. MP3CLK Register
MP3CLK (S:EBh) – MP3 Clock Divider Register

7	6	5	4	3	2	1	0
-	-	-	MPCD4	MPCD3	MPCD2	MPCD1	MPCD0
Bit Number	Bit Mnemonic	Description					
7 - 5	-	Reserved The value read from these bits is always 0. Do not set these bits.					
4-0	MPCD4:0	MP3 Decoder Clock Divider 5-bit divider for MP3 decoder clock generation.					

Reset Value = 0000 0000b

14. Audio Output Interface

The AT8xC51SND2C implement an audio output interface allowing the audio bitstream to be output in various formats. It is compatible with right and left justification PCM and I²S formats and thanks to the on-chip PLL (see Section “Clock Controller”, page 13) allows connection of almost all of the commercial audio DAC families available on the market.

The audio bitstream can be from 2 different types:


- The MP3 decoded bitstream coming from the MP3 decoder for playing songs.
- The audio bitstream coming from the MCU for outputting voice or sounds.

14.1 Description

The C51 core interfaces to the audio interface through five special function registers: AUDCON0 and AUDCON1, the Audio Control registers (see Table 14-3 and Table 14-4); AUDSTA, the Audio Status register (see Table 14-5); AUDDAT, the Audio Data register (see Table 14-6); and AUDCLK, the Audio Clock Divider register (see Table 14-7).

Figure 14-1 shows the audio interface block diagram, blocks are detailed in the following sections.


Figure 14-1. Audio Interface Block Diagram



14.2 Clock Generator

The audio interface clock is generated by division of the PLL clock. The division factor is given by AUCD4:0 bits in CLKAUD register. Figure 14-2 shows the audio interface clock generator and its calculation formula. The audio interface clock frequency depends on the incoming MP3 frames and the audio DAC used.


Figure 14-2. Audio Clock Generator and Symbol



As soon as audio interface is enabled by setting AUDEN bit in AUDCON1 register, the master clock generated by the PLL is output on the SCLK pin which is the DAC system clock. This clock is output at 256 or 384 times the sampling frequency depending on the DAC capabilities. HLR bit in AUDCON0 register must be set according to this rate for properly generating the audio bit clock on the DCLK pin and the word selection clock on the DSEL pin. These clocks are not generated when no data is available at the data converter input.

For DAC compatibility, the bit clock frequency is programmable for outputting 16 bits or 32 bits per channel using the DSIZ bit in AUDCON0 register (see Section "Data Converter", page 75), and the word selection signal is programmable for outputting left channel on low or high level according to POL bit in AUDCON0 register as shown in Figure 14-3.

Figure 14-3. DSEL Output Polarity




14.3 Data Converter

The data converter block converts the audio stream input from the 16-bit parallel format to a serial format. For accepting all PCM formats and I²S format, JUST4:0 bits in AUDCON0 register are used to shift the data output point. As shown in Figure 14-4, these bits allow MSB justification by setting JUST4:0 = 00000, LSB justification by setting JUST4:0 = 10000, I²S justification by setting JUST4:0 = 00001, and more than 16-bit LSB justification by filling the low significant bits with logic 0.

Table 14-1. DAC Format Programming Examples

Dac Format	POL	DSIZ	JUST4:0
16-bit I ² S	0	0	00001
> 16-bit I ² S	0	1	00001
16-bit PCM	1	0	00000
18-bit PCM LSB justified	1	1	01110
20-bit PCM LSB justified	1	1	01100
20-bit PCM MSB justified	1	1	00000

Figure 14-4. Audio Output Format



The data converter receives its audio stream from 2 sources selected by the SRC bit in AUDCON1 register. When cleared, the audio stream comes from the MP3 decoder (see Section “MP3 Decoder”, page 63) for song playing. When set, the audio stream is coming from the C51 core for voice or sound playing.

As soon as first audio data is input to the data converter, it enables the clock generator for generating the bit and word clocks.

14.4 Audio Buffer

In voice or sound playing mode, the audio stream comes from the C51 core through an audio buffer. The data is in 8-bit format and is sampled at 8 kHz. The audio buffer adapts the sample format and rate. The sample format is extended to 16 bits by filling the LSB to 00h. Rate is adapted to the DAC rate by duplicating the data using DUP1:0 bits in AUDCON1 register according to Table 14-2.

The audio buffer interfaces to the C51 core through three flags: the sample request flag (SREQ in AUDSTA register), the under-run flag (UNDR in AUDSTA register) and the busy flag (AUBUSY in AUDSTA register). SREQ and UNDR can generate an interrupt request as explained in Section “Interrupt Request”, page 77. The buffer size is 8 Bytes large. SREQ is set when the samples number switches from 4 to 3 and reset when the samples number switches from 4 to 5; UNDR is set when the buffer becomes empty signaling that the audio interface ran out of samples; and AUBUSY is set when the buffer is full.

Table 14-2. Sample Duplication Factor

DUP1	DUP0	Factor
0	0	No sample duplication, DAC rate = 8 kHz (C51 rate).
0	1	One sample duplication, DAC rate = 16 kHz (2 x C51 rate).
1	0	2 samples duplication, DAC rate = 32 kHz (4 x C51 rate).
1	1	Three samples duplication, DAC rate = 48 kHz (6 x C51 rate).

14.5 MP3 Buffer


In song playing mode, the audio stream comes from the MP3 decoder through a buffer. The MP3 buffer is used to store the decoded MP3 data and interfaces to the decoder through a 16-bit data input and data request signal. This signal asks for data when the buffer has enough space to receive new data. Data request is conditioned by the DREQEN bit in AUDCON1 register. When set, the buffer requests data to the MP3 decoder. When cleared no more data is requested but data are output until the buffer is empty. This bit can be used to suspend the audio generation (pause mode).

14.6 Interrupt Request

The audio interrupt request can be generated by 2 sources when in C51 audio mode: a sample request when SREQ flag in AUDSTA register is set to logic 1, and an under-run condition when UDRN flag in AUDSTA register is set to logic 1. Both sources can be enabled separately by masking one of them using the MSREQ and MUDRN bits in AUDCON1 register. A global enable of the audio interface is provided by setting the EAUD bit in IEN0 register.

The interrupt is requested each time one of the 2 sources is set to one. The source flags are cleared by writing some data in the audio buffer through AUDDAT, but the global audio interrupt flag is cleared by hardware when the interrupt service routine is executed.


Figure 14-5. Audio Interface Interrupt System



14.7 MP3 Song Playing

In MP3 song playing mode, the operations to do are to configure the PLL and the audio interface according to the DAC selected. The audio clock is programmed to generate the 256·Fs or 384·Fs as explained in Section "Clock Generator", page 75. Figure 14-6 shows the configuration flow of the audio interface when in MP3 song mode.

Figure 14-6. MP3 Mode Audio Configuration Flow



14.8 Registers

Table 14-3. AUDCON0 Register

AUDCON0 (S:9Ah) – Audio Interface Control Register 0

	7	6	5	4	3	2	1	0
	JUST4	JUST3	JUST2	JUST1	JUST0	POL	DSIZ	HLR
Bit Number	Bit Mnemonic	Description						
7 - 3	JUST4:0	Audio Stream Justification Bits Refer to Section "Data Converter", page 75 for bits description.						
2	POL	DSEL Signal Output Polarity Set to output the left channel on high level of DSEL output (PCM mode). Clear to output the left channel on the low level of DSEL output (I ² S mode).						
1	DSIZ	Audio Data Size Set to select 32-bit data output format. Clear to select 16-bit data output format.						
0	HLR	High/Low Rate Bit Set by software when the PLL clock frequency is 384·Fs. Clear by software when the PLL clock frequency is 256·Fs.						

Reset Value = 0000 1000b

Table 14-4. AUDCON1 Register

AUDCON1 (S:9Bh) – Audio Interface Control Register 1

	7	6	5	4	3	2	1	0
	SRC	DRQEN	MSREQ	MUDRN	-	DUP1	DUP0	AUDEN
Bit Number	Bit Mnemonic	Description						
7	SRC	Audio Source Bit Set to select C51 as audio source for voice or sound playing. Clear to select the MP3 decoder output as audio source for song playing.						

Bit Number	Bit Mnemonic	Description
6	DRQEN	MP3 Decoded Data Request Enable Bit Set to enable data request to the MP3 decoder and to start playing song. Clear to disable data request to the MP3 decoder.
5	MSREQ	Audio Sample Request Flag Mask Bit Set to prevent the SREQ flag from generating an audio interrupt. Clear to allow the SREQ flag to generate an audio interrupt.
4	MUDRN	Audio Sample Under-run Flag Mask Bit Set to prevent the UDRN flag from generating an audio interrupt. Clear to allow the UDRN flag to generate an audio interrupt.
3	-	Reserved The value read from this bit is always 0. Do not set this bit.
2 - 1	DUP1:0	Audio Duplication Factor Refer to Table 14-2 for bits description.
0	AUDEN	Audio Interface Enable Bit Set to enable the audio interface. Clear to disable the audio interface.

Reset Value = 1011 0010b

Table 14-5. AUDSTA Register
AUDSTA (S:9Ch Read Only) – Audio Interface Status Register

7	6	5	4	3	2	1	0
SREQ	UDRN	AUBUSY	-	-	-	-	-

Bit Number	Bit Mnemonic	Description
7	SREQ	Audio Sample Request Flag Set in C51 audio source mode when the audio interface request samples (buffer half empty). This bit generates an interrupt if not masked and if enabled in IEN0. Cleared by hardware when samples are loaded in AUDDAT.
6	UDRN	Audio Sample Under-run Flag Set in C51 audio source mode when the audio interface runs out of samples (buffer empty). This bit generates an interrupt if not masked and if enabled in IEN0. Cleared by hardware when samples are loaded in AUDDAT.
5	AUBUSY	Audio Interface Busy Bit Set in C51 audio source mode when the audio interface can not accept more sample (buffer full). Cleared by hardware when buffer is no more full.
4 - 0	-	Reserved The value read from these bits is always 0. Do not set these bits.

Reset Value = 1100 0000b

Table 14-6. AUDDAT Register
AUDDAT (S:9Dh) – Audio Interface Data Register

7	6	5	4	3	2	1	0
AUD7	AUD6	AUD5	AUD4	AUD3	AUD2	AUD1	AUD0
Bit Number	Bit Mnemonic	Description					
7 - 0	AUD7:0	Audio Data 8-bit sampling data for voice or sound playing.					

Reset Value = 1111 1111b

Table 14-7. AUDCLK Register
AUDCLK (S:ECh) – Audio Clock Divider Register


7	6	5	4	3	2	1	0
-	-	-	AUCD4	AUCD3	AUCD2	AUCD1	AUCD0
Bit Number	Bit Mnemonic	Description					
7 - 5	-	Reserved The value read from these bits is always 0. Do not set these bits.					
4 - 0	AUCD4:0	Audio Clock Divider 5-bit divider for audio clock generation.					

Reset Value = 0000 0000b

15. DAC and PA Interface

The AT8xC51SND2C implements a stereo Audio Digital-to-Analog Converter and Audio Power Amplifier targeted for Li-Ion or Ni-Mh battery powered devices.

Figure 15-1. Audio Interface Block Diagram



15.1 DAC


The Stereo DAC section is a complete high performance, stereo, audio digital-to-analog converter delivering 93 dB Dynamic Range. It comprises a multibit sigma-delta modulator with dither, continuous time analog filters and analog output drive circuitry. This architecture provides a high insensitivity to clock jitter. The digital interpolation filter increases the sample rate by a factor of 8 using 3 linear phase half-band filters cascaded, followed by a first order SINC interpolator with a factor of 8. This filter eliminates the images of baseband audio, remaining only the image at 64x the input sample rate, which is eliminated by the analog post filter. Optionally, a dither signal can be added that may reduce eventual noise tones at the output. However, the use of a multibit sigma-delta modulator already provides extremely low noise tones energy.

Master clock is 128 up to 512 times the input data rate allowing choice of input data rate up to 50 kHz, including standard audio rates of 48, 44.1, 32, 16 and 8 kHz. The DAC section is followed by a volume and mute control and can be simultaneously played back directly through a Stereo 32Ω Headset pair of drivers. The Stereo 32Ω Headset pair of drivers also includes a mixer of a LINEL and LINER pair of stereo inputs as well as a differential monaural auxiliary input (line level).

15.1.1 DAC Features

- 20 bit D/A Conversion
- 72dB Dynamic Range, -75dB THD Stereo line-in or microphone interface with 20dB amplification
- 93dB Dynamic Range, -80dB THD Stereo D/A conversion
- 74dB Dynamic Range / -65dB THD for 20mW output power over 32 Ohm loads
- Stereo, Mono and Reverse Stereo Mixer
- Left/Right speaker short-circuit detection flag
- Differential mono auxiliary input amplifier and PA driver
- Audio sampling rates (Fs): 16, 22.05, 24, 32, 44.1 and 48 kHz.

Figure 15-2. Stereo DAC functional diagram



15.1.2 Digital Signals Timing

15.1.2.1 Data Interface

To avoid noises at the output, the reset state is maintained until proper synchronism is achieved in the DAC serial interface:

- DSEL
- SCLK
- DCLK
- DOUT

The data interface allows three different data transfer modes:

Figure 15-3. 20 bit I2S justified mode




Figure 15-4. 20 bit MSB justified mode





Figure 15-5. 20 bit LSB justified mode



The selection between modes is done using the DINTSEL 1:0 in DAC_MISC register (Table 15-22.) according with the following table:

DINTSEL 1:0	Format
00	I2S Justified
01	MSB Justified
1x	LSB Justified

The data interface always works in slave mode. This means that the DSEL and the DCLK signals are provided by microcontroller audio data interface.


15.1.3 Serial Audio DAC Interface

The serial audio DAC interface is a Synchronous Peripheral Interface (SPI) in slave mode:

- AUDCDIN: is used to transfer data in series from the master to the slave DAC. It is driven by the master.
- AUDCDOUT: is used to transfer data in series from the slave DAC to the master. It is driven by the selected slave DAC.
- Serial Clock (AUDCCCLK): it is used to synchronize the data transmission both in and out the devices through the AUDCDIN and AUDCDOUT lines.


Note: Refer to Table 15-11. for DAC SPI Interface Description

Figure 15-6. Serial Audio Interface



Protocol is as following to access DAC registers:

Figure 15-7. Dac SPI Interface



15.1.4 DAC Interface SPI Protocol

On AUDCDIN, the first bit is a read/write bit. 0 indicates a write operation while 1 is for a read operation. The 7 following bits are used for the register address and the 8 last ones are the write data. For both address and data, the most significant bit is the first one.

In case of a read operation, AUDCDOUT provides the contents of the read register, MSB first.

The transfer is enabled by the AUDCCS signal active low. The interface is resetted at every rising edge of AUDCCS in order to come back to an idle state, even if the transfer does not succeed. The DAC Interface SPI is synchronized with the serial clock AUDCCLK. Falling edge latches AUDCDIN input and rising edge shifts AUDCDOUT output bits.

Note that the DLCK must run during any DAC SPI interface access (read or write).

Figure 15-8. DAC SPI Interface Timings




Table 15-1. Dac SPI Interface Timings

Timing parameter	Description	Min	Max
Tc	AUDCCLK min period	150 ns	-
Twl	AUDCCLK min pulse width low	50 ns	-
Twh	AUDCCLK min pulse width high	50 ns	-
Tssen	Setup time AUDCCS falling to AUDCCLK rising	50 ns	-
Thsen	Hold time AUDCCLK falling to AUDCCS rising	50 ns	-
Tssdi	Setup time AUDCDIN valid to AUDCCLK falling	20 ns	-
Thsdi	Hold time AUDCCLK falling to AUDCDIN not valid	20 ns	-
Tdsdo	Delay time AUDCCLK rising to AUDCDOUT valid	-	20 ns
Thsdo	Hold time AUDCCLK rising to AUDCDOUT not valid	0 ns	-

15.1.5 DAC Register Tables

Table 15-2. DAC Register Address

Address	Register	Name	Access	Reset state
00h	DAC_CTRL	Dac Control	Read/Write	00h
01h	DAC_LLIG	Dac Left Line in Gain	Read/Write	05h
02h	DAC_RLIG	Dac Right Line in Gain	Read/Write	05h
03h	DAC_LPMG	Dac Left Master Playback Gain	Read/Write	08h
04h	DAC_RPMG	Dac Right Master Playback Gain	Read/Write	08h
05h	DAC_LLOG	Dac Left Line Out Gain	Read/Write	00h
06h	DAC_RLOG	Dac Right Line Out Gain	Read/Write	00h
07h	DAC_OLC	Dac Output Level Control	Read/Write	22h
08h	DAC_MC	Dac Mixer Control	Read/Write	09h
09h	DAC_CSFC	Dac Clock and Sampling Frequency Control	Read/Write	00h
0Ah	DAC_MISC	Dac Miscellaneous	Read/Write	00h
0Ch	DAC_PRECH	Dac Precharge Control	Read/Write	00h
0Dh	DAC_AUXG	Dac Auxiliary input gain Control	Read/Write	05h
10h	DAC_RST	Dac Reset	Read/Write	00h
11h	PA_CTRL	Power Amplifier Control	Read/Write	00h

15.1.6 DAC Gain

The DAC implements several gain control: line-in (Table 15-3.), master playback (), line-out (Table 15-6.).

Table 15-3. Line-in gain

LLIG 4:0 RLIG 4:0	Gain (dB)
00000	20
00001	12
00010	9
00011	6
00100	3
00101	0
00110	-3
00111	-6
01000	-9
01001	-12
01010	-15
01011	-18
01100	-21
01101	-24
01110	-27
01111	-30
10000	-33
10001	< -60

Table 15-4. Master Playback Gain

LMPG 5:0 RMPG 5:0	Gain (dB)
000000	12.0
000001	10.5
000010	9.0
000011	7.5
000100	6.0
000101	4.5
000110	3.0
000111	1.5
001000	0.0
001001	-1.5
001010	-3.0



Table 15-4. Master Playback Gain (Continued)

LMPG 5:0 RMPG 5:0	Gain (dB)
001011	-4.5
001100	-6.0
001101	-7.5
001110	-9.0
001111	-10.5
010000	-12.0
010001	-13.5
010010	-15.0
010011	-16.5
010100	-18.0
010101	-19.5
010110	-21.0
010111	-22.5
011000	-24.0
011001	-25.5
011010	-27.0
011011	-28.5
011100	-30.0
011101	-31.5
011110	-33.0
011111	-34.5
100000	mute

Table 15-5. Line-out Gain

LLOG 5:0 RLOG 5:0	Gain (dB)
000000	0.0
000001	-1.5
000010	-3.0
000011	-4.5
000100	-6.0
000101	-7.5
000110	-9.0
000111	-10.5

Table 15-5. Line-out Gain (Continued)

001000	-12.0
001001	-13.5
001010	-15.0
001011	-16.5
001100	-18.0
001101	-19.5
001110	-21.0
001111	-22.5
010000	-24.0
010001	-25.5
010010	-27.0
010011	-28.5
010100	-30.0
010101	-31.5
010110	-33.0
010111	-34.5
011000	-36.0
011001	-37.5
011010	-39.0
011011	-40.5
011100	-42.0
011101	-43.5
011110	-45.0
011111	-46.5
100000	mute

Table 15-6. DAC Output Level Control


LOLC 2:0 ROLC 2:0	Gain (dB)
000	6
001	3
010	0
011	-3
100	-6

15.1.7 Digital Mixer Control

The Audio DAC features a digital mixer that allows the mixing and selection of multiple input sources.

The mixing / multiplexing functions are described in the following table according with the next figure:

Figure 15-9. Mixing / Multiplexing functions



Note: Whenever the two mixer inputs are selected, a -6 dB gain is applied to the output signal. Whenever only one input is selected, no gain is applied.

Signal	Description
LMSMIN1	Left Channel Mono/Stereo Mixer Left Mixed input enable – High to enable, Low to disable
LMSMIN2	Left Channel Mono/Stereo Mixer Right Mixed input enable – High to enable, Low to disable
RMSMIN1	Right Channel Mono/Stereo Mixer Left Mixed input enable – High to enable, Low to disable
RMSMIN2	Right Channel Mono/Stereo Mixer Right Mixed input enable – High to enable, Low to disable

Note: Refer to DAC_MC register Table 15-20. for signal description

15.1.8 Master Clock and Sampling Frequency Selection

The following table describes the different modes available for master clock and sampling frequency selection by setting OVRSEL bit in DAC_CSFC register (refer to Table 15-21.).

Table 15-7. Master Clock selection

OVRSEL	Master Clock
0	256 x FS
1	384 x FS

The selection of input sample size is done using the NBITS 1:0 in DAC_MISC register (refer to Table 15-22.) according to Table 15-8.

Table 15-8. Input Sample Size Selection

NBITS 1:0	Format
00	16 bits
01	18 bits
10	20 bits

The selection between modes is done using DINTSEL 1:0 in DAC_MISC register (refer to Table 15-22.) according to Table 15-9.

Table 15-9. Format Selection

DINTSEL 1:0	Format
00	I2S Justified
01	MSB Justified
1x	LSB Justified

15.1.9 De-emphasis and dither enable

The circuit features a de-emphasis filter for the playback channel. To enable the de-emphasis filtering, DEEMPEN must be set to high.

Likewise, the dither option (added in the playback channel) is enabled by setting the DITHEN signal to High.

Table 15-10. DAC Auxiliary Input Gain

AUXG 4:0	Gain (dB)
00000	20
00001	12
00010	9
00011	6
00100	3
00101	0
00110	-3
00111	-6
01000	-9
01001	-12
01010	-15
01011	-18
01100	-21
01101	-24
01110	-27
01111	-30
10000	-33
10001	<-60

15.1.10 Register

Table 15-11. AUXCON Register
AUXCON (S:90h) – Auxiliary Control Register

7	6	5	4	3	2	1	0
SDA	SCL	-	AUDCDOUT	AUDCDIN	AUDCCLK	AUDCCS	KIN0
Bit Number	Bit Mnemonic	Description					
7	SDA	TWI Serial Data SDA is the bidirectional Two Wire data line.					
6	SCL	TWI Serial Clock When TWI controller is in master mode, SCL outputs the serial clock to the slave peripherals. When TWI controller is in slave mode, SCL receives clock from the master controller.					
5	-	Not used.					
4	AUDCDOUT	Audio Dac SPI Data Output.					
3	AUDCDIN	Audio Dac SPI Data Input					
2	AUDCCLK	Audio Dac SPI clock					
1	AUDCCS	Audio Dac Chip select Set to deselect DAC Clear to select DAC					
0	KIN0	Keyboard Input Interrupt.					

Reset Value = 1111 1111b

Table 15-12. Dac Control Register Register - DAC_CTRL (00h)

7	6	5	4	3	2	1	0
ONPADRV	ONAUXIN	ONDACR	ONDACL	ONLNOR	ONLNOL	ONLNIR	ONLNIL
Bit Number	Bit Mnemonic	Description					
7	ONPADRV	Differential mono PA driver Clear to power down. Set to power up.					
6	ONAUXIN	Differential mono auxiliary input amplifier Clear to power down. Set to power up.					
5	ONDACR	Right channel DAC Clear to power down. Set to power up.					
4	ONDACL	Left channel DAC Clear to power down. Set to power up.					
3	ONLNOR	Right channel line out driver Clear to power down. Set to power up.					
2	ONLNOL	Left channel line out driver Clear to power down. Set to power up.					
1	ONLNIR	Right channel line in amplifier Clear to power down. Set to power up.					

0	ONLNIL	Left channel line in amplifier Clear to power down. Set to power up.
---	--------	---

Reset Value = 00000000b

Table 15-13. DAC Left Line In Gain Register - DAC_LLIG (01h)

7	6	5	4	3	2	1	0
-	-	-	LLIG4	LLIG3	LLIG2	LLIG1	LLIG0

Bit Number	Bit Mnemonic	Description
7:5	-	Not used
4:0	LLIG 4:0	Left channel line in analog gain selector

Reset Value = 00000101b

Table 15-14. DAC Right Line In Gain Register - DAC_RLIG (02h)

7	6	5	4	3	2	1	0
-	-	-	RLIG4	RLIG3	RLIG2	RLIG1	RLIG0

Bit Number	Bit Mnemonic	Description
7:5	-	Not used
4:0	RLIG 4:0	Right channel line in analog gain selector

Reset Value = 0000101b

Table 15-15. DAC Left Master Playback Gain Register - DAC_LMPG (03h)

7	6	5	4	3	2	1	0
-	-	LMPG5	LMPG4	LMPG3	LMPG2	LMPG1	LMPG0

Bit Number	Bit Mnemonic	Description
7:6	-	Not used
5:0	LMPG 5:0	Left channel master playback digital gain selector

Reset Value = 00001000b

Table 15-16. DAC Right Master Playback Gain Register - DAC_RMPG (04h)

7	6	5	4	3	2	1	0
-	-	RMPG5	RMPG4	RMPG3	RMPG2	RMPG1	RMPG0

Bit Number	Bit Mnemonic	Description
7:6	-	Not used
5:0	RMPG 5:0	Right channel master playback digital gain selector

Reset Value = 00001000b

Table 15-17. DAC Left Line Out Gain Register - DAC_LLOG (05h)

7	6	5	4	3	2	1	0
-	-	LLOG5	LLOG4	LLOG3	LLOG2	LLOG1	LLOG0

Bit Number	Bit Mnemonic	Description
7:6	-	Not used
5:0	LLOG 5:0	Left channel line out digital gain selector

Reset Value = 00000000b

Table 15-18. DAC Right Line Out Gain Register - DAC_RLOG (06h)

7	6	5	4	3	2	1	0
-	-	RLOG5	RLOG4	RLOG3	RLOG2	RLOG1	RLOG0

Bit Number	Bit Mnemonic	Description
7:6	-	Not used
5:0	RLOG 5:0	Right channel line out digital gain selector

Reset Value = 00000000b

Table 15-19. DAC Output Level Control Register - DAC_OLC (07h)

7	6	5	4	3	2	1	0
RSHORT	ROLC2	RLOC1	RLOC0	LSHORT	LOLC2	LOLC1	LOLC0
Bit Number	Bit Mnemonic	Description					
7	RSHORT	Right channel short circuit indicator (persistent; after being set, bit is not cleared automatically even after the short circuit is eliminated; must be cleared by reset cycle or direct register write operation)					
6:4	ROLC 2:0	Right channel output level control selector					
3	LSHORT	Left channel short circuit indicator (persistent; after being set, bit is not cleared automatically even after the short circuit is eliminated; must be cleared by reset cycle or direct register write operation)					
2:0	LOLC 2:0	Left channel output level control selector					

Reset Value = 00100010b

Table 15-20. Dac Mixer Control Register - DAC_MC (08h)

7	6	5	4	3	2	1	0
-	-	INVR	INVL	RMSMIN2	RMSMIN1	LMSMIN2	LMSMIN1
Bit Number	Bit Mnemonic	Description					
7:6	-	Not used					
5	INVR	Right channel mixer output invert Set to enable. Clear to disable.					
4	INVL	Left channel mixer output invert. Set to enable. Clear to disable.					
3	RMSMIN2	Right Channel Mono/Stereo Mixer Right Mixed input enable Set to enable. Clear to disable.					
2	RMSMIN1	Right Channel Mono/Stereo Mixer Left Mixed input enable Set to enable. Clear to disable.					
1	LMSMIN2	Left Channel Mono/Stereo Mixer Right Mixed input enable Set to enable. Clear to disable.					
0	LMSMIN1	Left Channel Mono/Stereo Mixer Left Mixed input enable Set to enable. Clear to disable.					

Reset Value = 00001001b

Table 15-21. DAC Mixer Control Register - DAC_CSFC (09h)

7	6	5	4	3	2	1	0
-	-	-	OVRSEL	-	-	-	-

Bit Number	Bit Mnemonic	Description
7:5	-	Not used
4	OVRSEL	Master clock selector Clear for 256 x Fs. Set for 384 x Fs.
3:0	-	Not Used

Reset Value = 00000000b

Table 15-22. Dac Miscellaneous Register - DAC_MISC (0Ah)

7	6	5	4	3	2	1	0
-	-	DINTSEL1	DINTSEL0	DITHEN	DEEMPEN	NBITS1	NBITS0

Bit Number	Bit Mnemonic	Description
7	-	Not used
6	-	Not used
5:4	DINTSEL1:0	I2S data format selector
3	DITHEN	Dither enable (Clear this bit to disable, set to enable)
2	DEEMPEN	De-emphasis enable (clear this bit to disable, set to enable)
1:0	NBITS 1:0	Data interface word length

Reset Value = 00000010b

Table 15-23. DAC Precharge Control Register - DAC_ PRECH (0Ch)

	7	6	5	4	3	2	1	0
	PRCHARGE PADRV	- PRCHARGE AUXIN	- PRCHARGE LNOR	PRCHARGE LNOL	PRCHARGE LNIL	PRCHARGE LNIL	PRCHARGE	ONMSTR

Bit Number	Bit Mnemonic	Description
7	PRCHARGEPADRV	Differential mono PA driver pre-charge. Set to charge.
6	PRCHARGEAUXIN	Differential mono auxiliary input pre-charge. Set to charge.
5	PRCHARGELNOR	Right channel line out pre-charge. Set to charge.
4	PRCHARGELNOL	Left channel line out pre-charge. Set to charge.
3	PRCHARGELNIR	Right channel line in pre-charge. Set to charge.
2	PRCHARGELNIL	Left channel line in pre-charge Set to charge.
1	PRCHARGE	Master pre-charge Set to charge.
0	ONMSTR	Master power on control Clear to power down. Set to to power up.

Reset Value = 00000000b

Table 15-24. DAC Auxiliary input gain Register - DAC_ AUXG (0Dh)

	7	6	5	4	3	2	1	0
	-	-	-	AUXG4	AUXG3	AUXG2	AUXG1	AUXG0

Bit Number	Bit Mnemonic	Description
7:5	-	Not used
4:0	AUXG 4:0	Differential mono auxiliary input analog gain selector

Reset Value = 0000101b

Table 15-25. DAC Reset Register - DAC_RST (10h)

7	6	5	4	3	2	1	0
-	-	-	-	-	RESMASK	RESFILZ	RSTZ

Bit Number	Bit Mnemonic	Description
7:3	-	Not Used.
2	RESMASK	Active high reset mask of the audio codec
1	RESFILZ	Active low reset of the audio codec filter
0	RSTZ	Active low reset of the audio codec

Reset Value = 00000000b

Note: Refer to Audio DAC Startup sequence.

15.2 Power Amplifier

High quality mono output is provided. The DAC output is connected through a buffer stage to the input of the Audio Power Amplifier, using two coupling capacitors. The mono buffer stage also includes a mixer of the LINEL and LINER inputs as well as a differential monaural auxiliary input (line level) which can be, for example, the output of a voice CODEC output driver in mobile phones.

In the full power mode, the Power Amplifier is capable of driving an 8Ω Loudspeaker at maximum power of 440mW, making it suitable as a handsfree speaker driver in Wireless Handset Application.

The Low Power Mode is designed to be switched from the handsfree mode to the normal ear-phone/speaker mode of a telephone handset.

The audio power amplifier is not internally protected against short-circuit. The user should avoid any short-circuit on the load.

15.2.1 PA Features

- **0.44W on 8Ω Load**
- **Low Power Mode for Earphone**
- **Programmable Gain (-22 to +20 dB)**
- **Fully Differential Structure, Input and Output**

Table 15-26. PA Gain

APAGAIN 3:0	Gain (db)
0000	-22
0001	20
0010	17
0011	14
0100	11
0101	8

0110	5
0111	2
1000	-1
1001	-4
1010	-7
1011	-10
1100	-13
1101	-16
1110	-19
1111	-22

Table 15-27. PA Operating Mode

APAON	APAPRECH	Operating Mode
0	0	Stand-By
0	1	Input Capacitors Precharge
1	0	Active Mode
1	1	Forbidden State

Table 15-28. PA Low Power Mode

APALP	Power Mode
0	Low power mode
1	High power mode

15.3 Audio Supplies and Start-up

In operating mode AUDVBAT (supply of the audio power amplifier) must be between 3.2V and 5.5V.

AUDVDD, HSVDD and VDD must be inferior or equal to AUDVBAT.

A typical application is AUDVBAT connected to a battery and AUDVDD, HSVDD and VDD supplied by regulators.

AUDVBAT must be present at the same time or before AUDVDD, HSVDD and VDD.

AUDRST must be active low (0) until the voltages are not established and reach the proper values.

To avoid noise issues, it is recommended to use ceramic decoupling capacitors for each supply closed to the package. The track of the supplies must be optimized to minimize the resistance especially on AUDVBAT where all the current from the power amplifier comes from.

Note: Refer to the application diagram.

15.3.1 Audio DAC Start-up Sequence

In order to minimize any audio output noise during the start-up, the following sequence should be applied.

15.3.1.1 Example of power-on: Path DAC to Headset Output

- Desassert the Reset: write 07h at address 10h.
- All precharge and Master on: write FFh at address 0Ch.
- Line Out On: write 30h at address 00h.
- Delay 500 ms.
- Precharge off: write 0Ch at address 01h.
- Delay 1 ms.
- Line Out on, DAC On: write 3Ch at address 00h.

15.3.1.2 Example of power-off: Path DAC to Headset Output

- DAC off: write 30h at address 00h.
- Master off: write 00h at address 0Ch.
- Delay 1 ms.
- All off: write 00h at address 00h

15.3.1.3 Example Start I2S

- Start DCLK.
- RSTMASK=1.
- RESFILZ=0 and RSTZ=0.
- RESFILZ=1 and RSTZ=1.
- RSTMASK=0.
- Delay 5 ms.
- ONDACL=1 and ONDACR=1.
- Program all DAC settings: audio format, gains...

15.3.1.4 Example Stop I2S:

- DAC off: ONDACL=0 and ONDACR=0.
- Stop I2S and DCLK.

15.3.2 Audio PA Sequence

15.3.2.1 PA Power-On Sequence

To avoid an audible 'click' at start-up, the input capacitors have to be pre-charged before the Power Amplifier.

15.3.2.2 PA Power-Off Sequence

To avoid an audible 'click' at power-off, the gain should be set to the minimum gain (-22dB) before setting the Power Amplifier.

15.3.3 Precharge Control

The power up of the circuit can be performed independently for several blocks. The sequence flow starts by setting to High the block specific fastcharge control bit and subsequently the associated power control bit. Once the power control bit is set to High, the fast charging starts. This action begins a user controlled fastcharge cycle. When the fastcharge period is over, the user must reset the associated fastcharge bit and the block is ready for use. If a power control bit is cleared a new power up sequence is needed.

The several blocks with independent power control are identified in Table 15-29. The table describes the power on control and fastcharge bits for each block.

Table 15-29. Precharge and Power Control

Powered up block	Power on control bit	Precharge Control Bit
Vref & Vcm generator	ONMSTR	PRCHARGE (reg 12; bit 1)
Left line in amplifier	ONLNIL	PRCHARGELNIL
Right line in amplifier	ONLNIR	PRCHARGELNIR
Left line out amplifier	ONLNOL	PRCHARGELNOL
Right line out amplifier	ONLNOR	PRCHARGELNOR
Left D-to-A converter	ONDACL	Not needed
Right D-to-A converter	ONDACR	Not needed
Auxiliary input amplifier	ON AUXIN	PRCHARGE AUXIN
PA Driver output	ONPADRV	PRCHARGE PADRV

Note: Note that all block can be precharged simultaneously.

15.3.4 Register

Table 15-30. PA Control Register - PA_CTRL (11h)

7	6	5	4	3	2	1	0
-	APAON	APAPRECH	APALP	APAGAIN3	APAGAIN2	APAGAIN1	APAGAIN0
Bit Number	Bit Mnemonic	Description					
7	-	Not used					
6	APAON	Audio power amplifier on bit					
5	APAPRECH	Audio power amplifier precharge bit					
4	APALP	Audio power amplifier low power bit					
3:0	APAGAIN3:0	Audio power amplifier gain					

Reset Value = 00000000b

16. Universal Serial Bus

The AT8xC51SND2C implements a USB device controller supporting full speed data transfer. In addition to the default control endpoint 0, it provides 2 other endpoints, which can be configured in control, bulk, interrupt or isochronous modes:

- Endpoint 0: 32-Byte FIFO, default control endpoint
- Endpoint 1, 2: 64-Byte Ping-pong FIFO,

This allows the firmware to be developed conforming to most USB device classes, for example:

- USB Mass Storage Class Bulk-only Transport, Revision 1.0 - September 31, 1999
- USB Human Interface Device Class, Version 1.1 - April 7, 1999
- USB Device Firmware Upgrade Class, Revision 1.0 - May 13, 1999

16.1 USB Mass Storage Class Bulk-Only Transport

Within the Bulk-only framework, the Control endpoint is only used to transport class-specific and standard USB requests for device set-up and configuration. One Bulk-out endpoint is used to transport commands and data from the host to the device. One Bulk in endpoint is used to transport status and data from the device to the host.

The following AT8xC51SND2C configuration adheres to those requirements:

- Endpoint 0: 32 Bytes, Control In-Out
- Endpoint 1: 64 Bytes, Bulk-in
- Endpoint 2: 64 Bytes, Bulk-out

16.2 USB Device Firmware Upgrade (DFU)

The USB Device Firmware Update (DFU) protocol can be used to upgrade the on-chip Flash memory of the AT89C51SND2C. This allows installing product enhancements and patches to devices that are already in the field. 2 different configurations and descriptor sets are used to support DFU functions. The Run-Time configuration co-exist with the usual functions of the device, which is USB Mass Storage for AT89C51SND2C. It is used to initiate DFU from the normal operating mode. The DFU configuration is used to perform the firmware update after device re-configuration and USB reset. It excludes any other function. Only the default control pipe (endpoint 0) is used to support DFU services in both configurations.

The only possible value for the MaxPacketSize in the DFU configuration is 32 Bytes, which is the size of the FIFO implemented for endpoint 0.

16.3 Description

The USB device controller provides the hardware that the AT8xC51SND2C needs to interface a USB link to a data flow stored in a double port memory.

It requires a 48 MHz reference clock provided by the clock controller as detailed in Section "", page 104. This clock is used to generate a 12 MHz Full Speed bit clock from the received USB differential data flow and to transmit data according to full speed USB device tolerance. Clock recovery is done by a Digital Phase Locked Loop (DPLL) block.

The Serial Interface Engine (SIE) block performs NRZI encoding and decoding, bit stuffing, CRC generation and checking, and the serial-parallel data conversion.

The Universal Function Interface (UFI) controls the interface between the data flow and the Dual Port RAM, but also the interface with the C51 core itself.

Figure 16-3 shows how to connect the AT8xC51SND2C to the USB connector. D+ and D- pins are connected through 2 termination resistors. A pull-up resistor is implemented on D+ to inform the host of a full speed device connection. Value of these resistors is detailed in the section “DC Characteristics”.

Figure 16-1. USB Device Controller Block Diagram






Figure 16-2. USB Connection



16.3.1 Clock Controller

The USB controller clock is generated by division of the PLL clock. The division factor is given by USBCD1:0 bits in USBCLK register (see Table 16-16). Figure 16-3 shows the USB controller clock generator and its calculation formula. The USB controller clock frequency must always be 48 MHz.

Figure 16-3. USB Clock Generator and Symbol




16.3.2 Serial Interface Engine (SIE)

The SIE performs the following functions:

- NRZI data encoding and decoding.
- Bit stuffing and unstuffing.
- CRC generation and checking.
- ACKs and NACKs automatic generation.
- TOKEN type identifying.
- Address checking.
- Clock recovery (using DPLL).

Figure 16-4. SIE Block Diagram



16.3.3 Function Interface Unit (UFI)

The Function Interface Unit provides the interface between the AT8xC51SND2C and the SIE. It manages transactions at the packet level with minimal intervention from the device firmware, which reads and writes the endpoint FIFOs.

Figure 16-6 shows typical USB IN and OUT transactions reporting the split in the hardware (UFI) and software (C51) load.

Figure 16-5. UFI Block Diagram





Figure 16-6. USB Typical Transaction Load

OUT Transactions:



IN Transactions:



16.4 Configuration


16.4.1 General Configuration

- USB controller enable
Before any USB transaction, the 48 MHz required by the USB controller must be correctly generated (See “Clock Controller” on page 19).
The USB controller should be then enabled by setting the EUSB bit in the USBCON register.
- Set address
After a Reset or a USB reset, the software has to set the FEN (Function Enable) bit in the USBADDR register. This action will allow the USB controller to answer to the requests sent at the address 0.
When a SET_ADDRESS request has been received, the USB controller must only answer to the address defined by the request. The new address should be stored in the USBADDR register. The FEN bit and the FADDEN bit in the USBCON register should be set to allow the USB controller to answer only to requests sent at the new address.
- Set configuration
The CONFIG bit in the USBCON register should be set after a SET_CONFIGURATION request with a non-zero value. Otherwise, this bit should be cleared.

16.4.2 Endpoint Configuration

- Selection of an Endpoint
The endpoint register access is performed using the UEPNUM register. The registers
 - UEPSTAX
 - UEPCONX
 - UEPDATX
 - UBYCTX
 These registers correspond to the endpoint whose number is stored in the UEPNUM register. To select an Endpoint, the firmware has to write the endpoint number in the UEPNUM register.

Figure 16-7. Endpoint Selection



- Endpoint enable
Before using an endpoint, this must be enabled by setting the EPEN bit in the UEPCONX register.

An endpoint which is not enabled won't answer to any USB request. The Default Control Endpoint (Endpoint 0) should always be enabled in order to answer to USB standard requests.

- Endpoint type configuration

All Standard Endpoints can be configured in Control, Bulk, Interrupt or Isochronous mode. The Ping-pong Endpoints can be configured in Bulk, Interrupt or Isochronous mode. The configuration of an endpoint is performed by setting the field EPTYPE with the following values:

- Control: EPTYPE = 00b
- Isochronous: EPTYPE = 01b
- Bulk: EPTYPE = 10b
- Interrupt: EPTYPE = 11b

The Endpoint 0 is the Default Control Endpoint and should always be configured in Control type.

- Endpoint direction configuration

For Bulk, Interrupt and Isochronous endpoints, the direction is defined with the EPDIR bit of the UEPCONX register with the following values:

- IN: EPDIR = 1b
- OUT: EPDIR = 0b

For Control endpoints, the EPDIR bit has no effect.

- Summary of Endpoint Configuration:

Do not forget to select the correct endpoint number in the UEPNUM register before accessing endpoint specific registers.

Table 16-1. Summary of Endpoint Configuration

Endpoint Configuration	EPEN	EPDIR	EPTYPE	UEPCONX
Disabled	0b	Xb	XXb	0XXX XXXb
Control	1b	Xb	00b	80h
Bulk-in	1b	1b	10b	86h
Bulk-out	1b	0b	10b	82h
Interrupt-In	1b	1b	11b	87h
Interrupt-Out	1b	0b	11b	83h
Isochronous-In	1b	1b	01b	85h
Isochronous-Out	1b	0b	01b	81h

- Endpoint FIFO reset

Before using an endpoint, its FIFO should be reset. This action resets the FIFO pointer to its original value, resets the Byte counter of the endpoint (UBYCTX register), and resets the data toggle bit (DTGL bit in UEPCONX).

The reset of an endpoint FIFO is performed by setting to 1 and resetting to 0 the corresponding bit in the UEPRST register.

For example, in order to reset the Endpoint number 2 FIFO, write 0000 0100b then 0000 0000b in the UEPRST register.

Note that the endpoint reset doesn't reset the bank number for ping-pong endpoints.

16.5 Read/Write Data FIFO

16.5.1 Read Data FIFO

The read access for each OUT endpoint is performed using the UEPDATX register.

After a new valid packet has been received on an Endpoint, the data are stored into the FIFO and the Byte counter of the endpoint is updated (UBYCTX registers). The firmware has to store the endpoint Byte counter before any access to the endpoint FIFO. The Byte counter is not updated when reading the FIFO.

To read data from an endpoint, select the correct endpoint number in UEPNUM and read the UEPDATX register. This action automatically decreases the corresponding address vector, and the next data is then available in the UEPDATX register.

16.5.2 Write Data FIFO

The write access for each IN endpoint is performed using the UEPDATX register.


To write a Byte into an IN endpoint FIFO, select the correct endpoint number in UEPNUM and write into the UEPDATX register. The corresponding address vector is automatically increased, and another write can be carried out.

Warning 1: The Byte counter is not updated.

Warning 2: Do not write more Bytes than supported by the corresponding endpoint.

16.5.3 FIFO Mapping

Figure 16-8. Endpoint FIFO Configuration




16.6 Bulk/Interrupt Transactions

Bulk and Interrupt transactions are managed in the same way.

16.6.1 Bulk/Interrupt OUT Transactions in Standard Mode

Figure 16-9. Bulk/Interrupt OUT transactions in Standard Mode



An endpoint should be first enabled and configured before being able to receive Bulk or Interrupt packets.


When a valid OUT packet is received on an endpoint, the RXOUTB0 bit is set by the USB controller. This triggers an interrupt if enabled. The firmware has to select the corresponding endpoint, store the number of data Bytes by reading the UBYCTX register. If the received packet is a ZLP (Zero Length Packet), the UBYCTX register value is equal to 0 and no data has to be read.

When all the endpoint FIFO Bytes have been read, the firmware should clear the RXOUTB0 bit to allow the USB controller to accept the next OUT packet on this endpoint. Until the RXOUTB0 bit has been cleared by the firmware, the USB controller will answer a NAK handshake for each OUT requests.

If the Host sends more Bytes than supported by the endpoint FIFO, the overflow data won't be stored, but the USB controller will consider that the packet is valid if the CRC is correct and the endpoint Byte counter contains the number of Bytes sent by the Host.

16.6.2 Bulk/Interrupt OUT Transactions in Ping-pong Mode

Figure 16-10. Bulk/Interrupt OUT Transactions in Ping-pong Mode



An endpoint should be first enabled and configured before being able to receive Bulk or Interrupt packets.

When a valid OUT packet is received on the endpoint bank 0, the RXOUTB0 bit is set by the USB controller. This triggers an interrupt if enabled. The firmware has to select the corresponding endpoint, store the number of data Bytes by reading the UBYCTX register. If the received packet is a ZLP (Zero Length Packet), the UBYCTX register value is equal to 0 and no data has to be read.

When all the endpoint FIFO Bytes have been read, the firmware should clear the RXOUB0 bit to allow the USB controller to accept the next OUT packet on the endpoint bank 0. This action switches the endpoint bank 0 and 1. Until the RXOUTB0 bit has been cleared by the firmware, the USB controller will answer a NAK handshake for each OUT requests on the bank 0 endpoint FIFO.

When a new valid OUT packet is received on the endpoint bank 1, the RXOUTB1 bit is set by the USB controller. This triggers an interrupt if enabled. The firmware empties the bank 1 endpoint FIFO before clearing the RXOUTB1 bit. Until the RXOUTB1 bit has been cleared by the firmware, the USB controller will answer a NAK handshake for each OUT requests on the bank 1 endpoint FIFO.

The RXOUTB0 and RXOUTB1 bits are, alternatively, set by the USB controller at each new valid packet receipt.


The firmware has to clear one of these 2 bits after having read all the data FIFO to allow a new valid packet to be stored in the corresponding bank.

A NAK handshake is sent by the USB controller only if the banks 0 and 1 has not been released by the firmware.

If the Host sends more Bytes than supported by the endpoint FIFO, the overflow data won't be stored, but the USB controller will consider that the packet is valid if the CRC is correct.

16.6.3 Bulk/Interrupt IN Transactions in Standard Mode

Figure 16-11. Bulk/Interrupt IN Transactions in Standard Mode



An endpoint should be first enabled and configured before being able to send Bulk or Interrupt packets.

The firmware should fill the FIFO with the data to be sent and set the TXRDY bit in the UEP-STAX register to allow the USB controller to send the data stored in FIFO at the next IN request concerning this endpoint. To send a Zero Length Packet, the firmware should set the TXRDY bit without writing any data into the endpoint FIFO.

Until the TXRDY bit has been set by the firmware, the USB controller will answer a NAK handshake for each IN requests.

To cancel the sending of this packet, the firmware has to reset the TXRDY bit. The packet stored in the endpoint FIFO is then cleared and a new packet can be written and sent.


When the IN packet has been sent and acknowledged by the Host, the TXCMPL bit in the UEP-STAX register is set by the USB controller. This triggers a USB interrupt if enabled. The firmware should clear the TXCMPL bit before filling the endpoint FIFO with new data.

The firmware should never write more Bytes than supported by the endpoint FIFO.

All USB retry mechanisms are automatically managed by the USB controller.

16.6.4 Bulk/Interrupt IN Transactions in Ping-pong Mode

Figure 16-12. Bulk/Interrupt IN transactions in Ping-pong mode



An endpoint should be first enabled and configured before being able to send Bulk or Interrupt packets.

The firmware should fill the FIFO bank 0 with the data to be sent and set the TXRDY bit in the UEPSTAX register to allow the USB controller to send the data stored in FIFO at the next IN request concerning the endpoint. The FIFO banks are automatically switched, and the firmware can immediately write into the endpoint FIFO bank 1.

When the IN packet concerning the bank 0 has been sent and acknowledged by the Host, the TXCMPL bit is set by the USB controller. This triggers a USB interrupt if enabled. The firmware should clear the TXCMPL bit before filling the endpoint FIFO bank 0 with new data. The FIFO banks are then automatically switched.

When the IN packet concerning the bank 1 has been sent and acknowledged by the Host, the TXCMPL bit is set by the USB controller. This triggers a USB interrupt if enabled. The firmware should clear the TXCMPL bit before filling the endpoint FIFO bank 1 with new data.

The bank switch is performed by the USB controller each time the TXRDY bit is set by the firmware. Until the TXRDY bit has been set by the firmware for an endpoint bank, the USB controller will answer a NAK handshake for each IN requests concerning this bank.

Note that in the example above, the firmware clears the Transmit Complete bit (TXCBulk-out-MPL) before setting the Transmit Ready bit (TXRDY). This is done in order to avoid the firmware to clear at the same time the TXCMPL bit for for bank 0 and the bank 1.

The firmware should never write more Bytes than supported by the endpoint FIFO.

16.7 Control Transactions

16.7.1 Setup Stage

The DIR bit in the UEPSTAX register should be at 0.

Receiving Setup packets is the same as receiving Bulk Out packets, except that the RXSETUP bit in the UEPSTAX register is set by the USB controller instead of the RXOUTB0 bit to indicate that an Out packet with a Setup PID has been received on the Control endpoint. When the RXSETUP bit has been set, all the other bits of the UEPSTAX register are cleared and an interrupt is triggered if enabled.

The firmware has to read the Setup request stored in the Control endpoint FIFO before clearing the RXSETUP bit to free the endpoint FIFO for the next transaction.

16.7.2 Data Stage: Control Endpoint Direction

The data stage management is similar to Bulk management.

A Control endpoint is managed by the USB controller as a full-duplex endpoint: IN and OUT. All other endpoint types are managed as half-duplex endpoint: IN or OUT. The firmware has to specify the control endpoint direction for the data stage using the DIR bit in the UEPSTAX register.

- If the data stage consists of INs, the firmware has to set the DIR bit in the UEPSTAX register before writing into the FIFO and sending the data by setting to 1 the TXRDY bit in the UEPSTAX register. The IN transaction is complete when the TXCMPL has been set by the hardware. The firmware should clear the TXCMPL bit before any other transaction.
- If the data stage consists of OUTs, the firmware has to leave the DIR bit at 0. The RXOUTB0 bit is set by hardware when a new valid packet has been received on the endpoint. The firmware must read the data stored into the FIFO and then clear the RXOUTB0 bit to reset the FIFO and to allow the next transaction.

To send a STALL handshake, see [“STALL Handshake” on page 116](#).

16.7.3 Status Stage

The DIR bit in the UEPSTAX register should be reset at 0 for IN and OUT status stage.

The status stage management is similar to Bulk management.

- For a Control Write transaction or a No-Data Control transaction, the status stage consists of a IN Zero Length Packet (see [“Bulk/Interrupt IN Transactions in Standard Mode” on page 112](#)). To send a STALL handshake, see [“STALL Handshake” on page 116](#).
- For a Control Read transaction, the status stage consists of a OUT Zero Length Packet (see [“Bulk/Interrupt OUT Transactions in Standard Mode” on page 110](#)).

16.8 Isochronous Transactions

16.8.1 Isochronous OUT Transactions in Standard Mode

An endpoint should be first enabled and configured before being able to receive Isochronous packets.

When an OUT packet is received on an endpoint, the RXOUTB0 bit is set by the USB controller. This triggers an interrupt if enabled. The firmware has to select the correct Bulk-outstanding endpoint, store the number of data Bytes by reading the UBYCTX register. If the received packet is a ZLP (Zero Length Packet), the UBYCTX register value is equal to 0 and no data has to be read.

The STLCRC bit in the UEPSTAX register is set by the USB controller if the packet stored in FIFO has a corrupted CRC. This bit is updated after each new packet receipt.

When all the endpoint FIFO Bytes have been read, the firmware should clear the RXOUTB0 bit to allow the USB controller to store the next OUT packet data into the endpoint FIFO. Until the RXOUTB0 bit has been cleared by the firmware, the data sent by the Host at each OUT transaction will be lost.

If the RXOUTB0 bit is cleared while the Host is sending data, the USB controller will store only the remaining Bytes into the FIFO.

If the Host sends more Bytes than supported by the endpoint FIFO, the overflow data won't be stored, but the USB controller will consider that the packet is valid if the CRC is correct.

16.8.2 Isochronous OUT Transactions in Ping-pong Mode

An endpoint should be first enabled and configured before being able to receive Isochronous packets.

When a OUT packet is received on the endpoint bank 0, the RXOUTB0 bit is set by the USB controller. This triggers an interrupt if enabled. The firmware has to select the corresponding endpoint, store the number of data Bytes by reading the UBYCTX register. If the received packet is a ZLP (Zero Length Packet), the UBYCTX register value is equal to 0 and no data has to be read.

The STLCRC bit in the UEPSTAX register is set by the USB controller if the packet stored in FIFO has a corrupted CRC. This bit is updated after each new packet receipt.

When all the endpoint FIFO Bytes have been read, the firmware should clear the RXOUB0 bit to allow the USB controller to store the next OUT packet data into the endpoint FIFO bank 0. This action switches the endpoint bank 0 and 1. Until the RXOUTB0 bit has been cleared by the firmware, the data sent by the Host on the bank 0 endpoint FIFO will be lost.

If the RXOUTB0 bit is cleared while the Host is sending data on the endpoint bank 0, the USB controller will store only the remaining Bytes into the FIFO.

When a new OUT packet is received on the endpoint bank 1, the RXOUTB1 bit is set by the USB controller. This triggers an interrupt if enabled. The firmware empties the bank 1 endpoint FIFO before clearing the RXOUTB1 bit. Until the RXOUTB1 bit has been cleared by the firmware, the data sent by the Host on the bank 1 endpoint FIFO will be lost.

The RXOUTB0 and RXOUTB1 bits are alternatively set by the USB controller at each new packet receipt.

The firmware has to clear one of these 2 bits after having read all the data FIFO to allow a new packet to be stored in the corresponding bank.

If the Host sends more Bytes than supported by the endpoint FIFO, the overflow data won't be stored, but the USB controller will consider that the packet is valid if the CRC is correct.

16.8.3 Isochronous IN Transactions in Standard Mode

An endpoint should be first enabled and configured before being able to send Isochronous packets.

The firmware should fill the FIFO with the data to be sent and set the TXRDY bit in the UEPSTAX register to allow the USB controller to send the data stored in FIFO at the next IN request concerning this endpoint.

If the TXRDY bit is not set when the IN request occurs, nothing will be sent by the USB controller.

When the IN packet has been sent, the TXCMPL bit in the UEPSTAX register is set by the USB controller. This triggers a USB interrupt if enabled. The firmware should clear the TXCMPL bit before filling the endpoint FIFO with new data.

The firmware should never write more Bytes than supported by the endpoint FIFO

16.8.4 Isochronous IN Transactions in Ping-pong Mode

An endpoint should be first enabled and configured before being able to send Isochronous packets.

The firmware should fill the FIFO bank 0 with the data to be sent and set the TXRDY bit in the UEPSTAX register to allow the USB controller to send the data stored in FIFO at the next IN request concerning the endpoint. The FIFO banks are automatically switched, and the firmware can immediately write into the endpoint FIFO bank 1.

If the TXRDY bit is not set when the IN request occurs, nothing will be sent by the USB controller.

When the IN packet concerning the bank 0 has been sent, the TXCMPL bit is set by the USB controller. This triggers a USB interrupt if enabled. The firmware should clear the TXCMPL bit before filling the endpoint FIFO bank 0 with new data. The FIFO banks are then automatically switched.

When the IN packet concerning the bank 1 has been sent, the TXCMPL bit is set by the USB controller. This triggers a USB interrupt if enabled. The firmware should clear the TXCMPL bit before filling the endpoint FIFO bank 1 with new data.

The bank switch is performed by the USB controller each time the TXRDY bit is set by the firmware. Until the TXRDY bit has been set by the firmware for an endpoint bank, the USB controller won't send anything at each IN requests concerning this bank.

The firmware should never write more Bytes than supported by the endpoint FIFO.

16.9 Miscellaneous

16.9.1 USB Reset

The EORINT bit in the USBINT register is set by hardware when a End Of Reset has been detected on the USB bus. This triggers a USB interrupt if enabled. The USB controller is still enabled, but all the USB registers are reset by hardware. The firmware should clear the EORINT bit to allow the next USB reset detection.

16.9.2 STALL Handshake

This function is only available for Control, Bulk, and Interrupt endpoints.

The firmware has to set the STALLRQ bit in the UEPSTAX register to send a STALL handshake at the next request of the Host on the endpoint selected with the UEPNUM register. The RXSETUP, TXRDY, TXCMPL, RXOUTB0 and RXOUTB1 bits must be first reseted to 0. The bit STLCRC is set at 1 by the USB controller when a STALL has been sent. This triggers an interrupt if enabled.

The firmware should clear the STALLRQ and STLCRC bits after each STALL sent.

The STALLRQ bit is cleared automatically by hardware when a valid SETUP PID is received on a CONTROL type endpoint.

Important note: when a Clear Halt Feature occurs for an endpoint, the firmware should reset this endpoint using the UEPRST register in order to reset the data toggle management.

16.9.3 Start of Frame Detection

The SOFINT bit in the USBINT register is set when the USB controller detects a Start Of Frame PID. This triggers an interrupt if enabled. The firmware should clear the SOFINT bit to allow the next Start of Frame detection.

16.9.4 Frame Number

When receiving a Start Of Frame, the frame number is automatically stored in the UFNUML and UFNUMH registers. The CRCOK and CRCERR bits indicate if the CRC of the last Start Of Frame is valid (CRCOK set at 1) or corrupted (CRCERR set at 1). The UFNUML and UFNUMH registers are automatically updated when receiving a new Start of Frame.

16.9.5 Data Toggle Bit

The Data Toggle bit is set by hardware when a DATA0 packet is received and accepted by the USB controller and cleared by hardware when a DATA1 packet is received and accepted by the USB controller. This bit is reset when the firmware resets the endpoint FIFO using the UEPRST register.

For Control endpoints, each SETUP transaction starts with a DATA0 and data toggling is then used as for Bulk endpoints until the end of the Data stage (for a control write transfer). The Status stage completes the data transfer with a DATA1 (for a control read transfer).

For Isochronous endpoints, the device firmware should ignore the data-toggle.

16.10 Suspend/Resume Management

16.10.1 Suspend

The Suspend state can be detected by the USB controller if all the clocks are enabled and if the USB controller is enabled. The bit SPINT is set by hardware when an idle state is detected for more than 3 ms. This triggers a USB interrupt if enabled.

In order to reduce current consumption, the firmware can put the USB PAD in idle mode, stop the clocks and put the C51 in Idle or Power-down mode. The Resume detection is still active. The USB PAD is put in idle mode when the firmware clear the SPINT bit. In order to avoid a new suspend detection 3ms later, the firmware has to disable the USB clock input using the SUSP-CLK bit in the USBCON Register. The USB PAD automatically exits of idle mode when a wake-up event is detected.

The stop of the 48 MHz clock from the PLL should be done in the following order:

1. Disable of the 48 MHz clock input of the USB controller by setting to 1 the SUSPCLK bit in the USBCON register.
2. Disable the PLL by clearing the PLEN bit in the PLLCON register.


16.10.2 Resume

When the USB controller is in Suspend state, the Resume detection is active even if all the clocks are disabled and if the C51 is in Idle or Power-down mode. The WUPCPU bit is set by hardware when a non-idle state occurs on the USB bus. This triggers an interrupt if enabled. This interrupt wakes up the CPU from its Idle or Power-down state and the interrupt function is then executed. The firmware will first enable the 48 MHz generation and then reset to 0 the SUSPCLK bit in the USBCON register if needed.

The firmware has to clear the SPINT bit in the USBINT register before any other USB operation in order to wake up the USB controller from its Suspend mode.

The USB controller is then re-activated.

Figure 16-13. Example of a Suspend/Resume Management




16.10.3 Upstream Resume

A USB device can be allowed by the Host to send an upstream resume for Remote Wake-up purpose.

When the USB controller receives the SET_FEATURE request: DEVICE_REMOTE_WAKEUP, the firmware should set to 1 the RMWUPE bit in the USBCON register to enable this functionality. RMWUPE value should be 0 in the other cases.

If the device is in SUSPEND mode, the USB controller can send an upstream resume by clearing first the SPINT bit in the USBINT register and by setting then to 1 the SDRMWUP bit in the USBCON register. The USB controller sets to 1 the UPRSM bit in the USBCON register. All clocks must be enabled first. The Remote Wake is sent only if the USB bus was in Suspend state for at least 5ms. When the upstream resume is completed, the UPRSM bit is reset to 0 by hardware. The firmware should then clear the SDRMWUP bit.

Figure 16-14. Example of REMOTE WAKEUP Management



16.11 USB Interrupt System

16.11.1 Interrupt System Priorities

Figure 16-15. USB Interrupt Control System




Table 16-2. Priority Levels


IPHUSB	IPLUSB	USB Priority Level
0	0	0.....Lowest
0	1	1
1	0	2
1	1	3.....Highest

16.11.2 USB Interrupt Control System

As shown in Figure 16-16, many events can produce a USB interrupt:

- TXCMPL: Transmitted In Data ([Table 1 on page 126](#)). This bit is set by hardware when the Host accept a In packet.
- RXOUTB0: Received Out Data Bank 0 ([Table 1 on page 126](#)). This bit is set by hardware when an Out packet is accepted by the endpoint and stored in bank 0.
- RXOUTB1: Received Out Data Bank 1 (only for Ping-pong endpoints) ([Table 1 on page 126](#)). This bit is set by hardware when an Out packet is accepted by the endpoint and stored in bank 1.
- RXSETUP: Received Setup ([Table 1 on page 126](#)). This bit is set by hardware when an SETUP packet is accepted by the endpoint.
- STLCRC: STALLED (only for Control, Bulk and Interrupt endpoints) ([Table 1 on page 126](#)). This bit is set by hardware when a STALL handshake has been sent as requested by STALLRQ, and is reset by hardware when a SETUP packet is received.
- SOFINT: Start of Frame Interrupt ([Table 16-5 on page 123](#)). This bit is set by hardware when a USB start of frame packet has been received.
- WUPCPU: Wake-Up CPU Interrupt ([Table 16-5 on page 123](#)). This bit is set by hardware when a USB resume is detected on the USB bus, after a SUSPEND state.
- SPINT: Suspend Interrupt ([Table 16-5 on page 123](#)). This bit is set by hardware when a USB suspend is detected on the USB bus.

Figure 16-16. USB Interrupt Control Block Diagram



16.12 Registers

Table 16-3. USBCON Register
USBCON (S:BCh) – USB Global Control Register

7	6	5	4	3	2	1	0
USBE	SUSPCLK	SDRMWUP	-	UPRSM	RMWUPE	CONFG	FADDEN
Bit Number	Bit Mnemonic	Description					
7	USBE	USB Enable Bit Set this bit to enable the USB controller. Clear this bit to disable and reset the USB controller, to disable the USB transceiver and to disable the USB controller clock inputs.					
6	SUSPCLK	Suspend USB Clock Bit Set to disable the 48 MHz clock input (Resume Detection is still active). Clear to enable the 48 MHz clock input.					
5	SDRMWUP	Send Remote Wake-Up Bit Set to force an external interrupt on the USB controller for Remote Wake UP purpose. An upstream resume is send only if the bit RMWUPE is set, all USB clocks are enabled AND the USB bus was in SUSPEND state for at least 5 ms. See UPRSM below. Cleared by software.					
4	-	Reserved The value read from this bit is always 0. Do not set this bit.					
3	UPRSM	Upstream Resume Bit (read only) Set by hardware when SDRMWUP has been set and if RMWUPE is enabled. Cleared by hardware after the upstream resume has been sent.					
2	RMWUPE	Remote Wake-Up Enable Bit Set to enabled request an upstream resume signaling to the host. Clear after the upstream resume has been indicated by RSMINPR. Note: Do not set this bit if the host has not set the DEVICE_REMOTE_WAKEUP feature for the device.					
1	CONFG	Configuration Bit This bit should be set by the device firmware after a SET_CONFIGURATION request with a non-zero value has been correctly processed. It should be cleared by the device firmware when a SET_CONFIGURATION request with a zero value is received. It is cleared by hardware on hardware reset or when an USB reset is detected on the bus (SE0 state for at least 32 Full Speed bit times: typically 2.7 μ s).					
0	FADDEN	Function Address Enable Bit This bit should be set by the device firmware after a successful status phase of a SET_ADDRESS transaction. It should not be cleared afterwards by the device firmware. It is cleared by hardware on hardware reset or when an USB reset is received (see above). When this bit is cleared, the default function address is used (0).					

Reset Value = 0000 0000b

Table 16-4. USBADDR Register
USBADDR (S:C6h) – USB Address Register

7	6	5	4	3	2	1	0
FEN	UADD6	UADD5	UADD4	UADD3	UADD2	UADD1	UADD0

Bit Number	Bit Mnemonic	Description
7	FEN	<p>Function Enable Bit Set to enable the function. The device firmware should set this bit after it has received a USB reset and participate in the following configuration process with the default address (FEN is reset to 0). Cleared by hardware at power-up, should not be cleared by the device firmware once set.</p>
6 - 0	UADD6:0	<p>USB Address Bits This field contains the default address (0) after power-up or USB bus reset. It should be written with the value set by a SET_ADDRESS request received by the device firmware.</p>

Reset Value = 0000 0000b

Table 16-5. USBINT Register
USBINT (S:BDh) – USB Global Interrupt Register

7	6	5	4	3	2	1	0
-	-	WUPCPU	EORINT	SOFINT	-	-	SPINT

Bit Number	Bit Mnemonic	Description
7 - 6	-	<p>Reserved The value read from these bits is always 0. Do not set these bits.</p>
5	WUPCPU	<p>Wake Up CPU Interrupt Flag Set by hardware when the USB controller is in SUSPEND state and is re-activated by a non-idle signal from USB line (not by an upstream resume). This triggers a USB interrupt when EWUPCPU is set in the USBIEN. Cleared by software after re-enabling all USB clocks.</p>
4	EORINT	<p>End of Reset Interrupt Flag Set by hardware when a End of Reset has been detected by the USB controller. This triggers a USB interrupt when EEORINT is set in USBIEN. Cleared by software.</p>
3	SOFINT	<p>Start of Frame Interrupt Flag Set by hardware when an USB Start of Frame packet (SOF) has been properly received. This triggers a USB interrupt when ESOFINT is set in USBIEN. Cleared by software.</p>
2 - 1	-	<p>Reserved The value read from these bits is always 0. Do not set these bits.</p>
0	SPINT	<p>Suspend Interrupt Flag Set by hardware when a USB Suspend (Idle bus for three frame periods: a J state for 3 ms) is detected. This triggers a USB interrupt when ESPINT is set in USBIEN. Cleared by software.</p>

Reset Value = 0000 0000b

Table 16-6. USBIEN Register
USBIEN (S:BEh) – USB Global Interrupt Enable Register

7	6	5	4	3	2	1	0
-	-	EWUPCPU	EORINT	ESOFINT	-	-	ESPINT
Bit Number	Bit Mnemonic	Description					
7 - 6	-	Reserved The value read from these bits is always 0. Do not set these bits.					
5	EWUPCPU	Wake Up CPU Interrupt Enable Bit Set to enable the Wake Up CPU interrupt. Clear to disable the Wake Up CPU interrupt.					
4	EEOFINT	End Of Reset Interrupt Enable Bit Set to enable the End Of Reset interrupt. This bit is set after reset. Clear to disable End Of Reset interrupt.					
3	ESOFINT	Start Of Frame Interrupt Enable Bit Set to enable the SOF interrupt. Clear to disable the SOF interrupt.					
2 - 1	-	Reserved The value read from these bits is always 0. Do not set these bits.					
0	ESPINT	Suspend Interrupt Enable Bit Set to enable Suspend interrupt. Clear to disable Suspend interrupt.					

Reset Value = 0001 0000b

Table 16-7. UEPNUM Register
UEPNUM (S:C7h) – USB Endpoint Number

7	6	5	4	3	2	1	0
-	-	-	-	-	-	EPNUM1	EPNUM0
Bit Number	Bit Mnemonic	Description					
7 - 2	-	Reserved The value read from these bits is always 0. Do not set these bits.					
1 - 0	EPNUM1:0	Endpoint Number Bits Set this field with the number of the endpoint which should be accessed when reading or writing to registers UEPSTAX, UEPDATX, UBYCTX or UEPCONX.					

Reset Value = 0000 0000b

Table 16-8. UEPCONX Register
 UEPCONX (S:D4h) – USB Endpoint X Control Register (X = EPNUM set in UEPNUM)

7	6	5	4	3	2	1	0
EPEN	NAKIEN	NAKOUT	NAKIN	DTGL	EPDIR	EPTYPE1	EPTYPE0
Bit Number	Bit Mnemonic	Description					
7	EPEN	Endpoint Enable Bit Set to enable the endpoint according to the device configuration. Endpoint 0 should always be enabled after a hardware or USB bus reset and participate in the device configuration. Clear to disable the endpoint according to the device configuration.					
6	NAKIEN	NAK Interrupt enable Set this bit to enable NAK IN or NAK OUT interrupt. Clear this bit to disable NAK IN or NAK OUT Interrupt.					
5	NAKOUT	NAK OUT received This bit is set by hardware when an NAK handshake has been sent in response of a OUT request from the Host. This triggers a USB interrupt when NAKIEN is set. This bit should be cleared by software.					
4	NAKIN	NAK IN received This bit is set by hardware when an NAK handshake has been sent in response of a IN request from the Host. This triggers a USB interrupt when NAKIEN is set. This bit should be cleared by software.					
3	DTGL	Data Toggle Status Bit (Read-only) Set by hardware when a DATA1 packet is received. Cleared by hardware when a DATA0 packet is received.					
2	EPDIR	Endpoint Direction Bit Set to configure IN direction for Bulk, Interrupt and Isochronous endpoints. Clear to configure OUT direction for Bulk, Interrupt and Isochronous endpoints. This bit has no effect for Control endpoints.					
1-0	EPTYPE1:0	Endpoint Type Bits Set this field according to the endpoint configuration (Endpoint 0 should always be configured as Control): 00 Control endpoint 01 Isochronous endpoint 10 Bulk endpoint 11 Interrupt endpoint					

Reset Value = 1000 0000b

Table 1. UEPSTAX Register

UEPSTAX (S:CEh) – USB Endpoint X Status and Control Register (X = EPNUM set in UEPNUM)

7	6	5	4	3	2	1	0
DIR	RXOUTB1	STALLRQ	TXRDY	STLCRC	RXSETUP	RXOUTB0	TXCMP
Bit Number	Bit Mnemonic	Description					
7	DIR	<p>Control Endpoint Direction Bit This bit is relevant only if the endpoint is configured in Control type. Set for the data stage. Clear otherwise. Note: This bit should be configured on RXSETUP interrupt before any other bit is changed. This also determines the status phase (IN for a control write and OUT for a control read). This bit should be cleared for status stage of a Control Out transaction.</p>					
6	RXOUTB1	<p>Received OUT Data Bank 1 for Endpoints 1 and 2 (Ping-pong mode) This bit is set by hardware after a new packet has been stored in the endpoint FIFO data bank 1 (only in Ping-pong mode). Then, the endpoint interrupt is triggered if enabled and all the following OUT packets to the endpoint bank 1 are rejected (NAK'ed) until this bit has been cleared, excepted for Isochronous Endpoints. This bit should be cleared by the device firmware after reading the OUT data from the endpoint FIFO.</p>					
5	STALLRQ	<p>Stall Handshake Request Bit Set to send a STALL answer to the host for the next handshake. Clear otherwise.</p>					
4	TXRDY	<p>TX Packet Ready Control Bit Set after a packet has been written into the endpoint FIFO for IN data transfers. Data should be written into the endpoint FIFO only after this bit has been cleared. Set this bit without writing data to the endpoint FIFO to send a Zero Length Packet, which is generally recommended and may be required to terminate a transfer when the length of the last data packet is equal to MaxPacketSize (e.g. for control read transfers). Cleared by hardware, as soon as the packet has been sent for Isochronous endpoints, or after the host has acknowledged the packet for Control, Bulk and Interrupt endpoints.</p>					
3	STLCRC	<p>Stall Sent Interrupt Flag/CRC Error Interrupt Flag For Control, Bulk and Interrupt Endpoints: Set by hardware after a STALL handshake has been sent as requested by STALLRQ. Then, the endpoint interrupt is triggered if enabled in UEPIEN. Cleared by hardware when a SETUP packet is received (see RXSETUP). For Isochronous Endpoints: Set by hardware if the last data received is corrupted (CRC error on data). Then, the endpoint interrupt is triggered if enabled in UEPIEN. Cleared by hardware when a non corrupted data is received.</p>					
2	RXSETUP	<p>Received SETUP Interrupt Flag Set by hardware when a valid SETUP packet has been received from the host. Then, all the other bits of the register are cleared by hardware and the endpoint interrupt is triggered if enabled in UEPIEN. Clear by software after reading the SETUP data from the endpoint FIFO.</p>					
1	RXOUTB0	<p>Received OUT Data Bank 0 (see also RXOUTB1 bit for Ping-pong Endpoints) This bit is set by hardware after a new packet has been stored in the endpoint FIFO data bank 0. Then, the endpoint interrupt is triggered if enabled and all the following OUT packets to the endpoint bank 0 are rejected (NAK'ed) until this bit has been cleared, excepted for Isochronous Endpoints. However, for control endpoints, an early SETUP transaction may overwrite the content of the endpoint FIFO, even if its Data packet is received while this bit is set. This bit should be cleared by the device firmware after reading the OUT data from the endpoint FIFO.</p>					
0	TXCMP	<p>Transmitted IN Data Complete Interrupt Flag Set by hardware after an IN packet has been transmitted for Isochronous endpoints and after it has been accepted (ACK'ed) by the host for Control, Bulk and Interrupt endpoints. Then, the endpoint interrupt is triggered if enabled in UEPIEN. Clear by software before setting again TXRDY.</p>					

Reset Value = 0000 0000b

Table 16-9. UEPRST Register
UEPRST (S:D5h) – USB Endpoint FIFO Reset Register

7	6	5	4	3	2	1	0
-	-	-	-	-	EP2RST	EP1RST	EP0RST
Bit Number	Bit Mnemonic	Description					
7 - 3	-	Reserved The value read from these bits is always 0. Do not set these bits.					
2	EP2RST	Endpoint 2 FIFO Reset Set and clear to reset the endpoint 2 FIFO prior to any other operation, upon hardware reset or when an USB bus reset has been received.					
1	EP1RST	Endpoint 1 FIFO Reset Set and clear to reset the endpoint 1 FIFO prior to any other operation, upon hardware reset or when an USB bus reset has been received.					
0	EP0RST	Endpoint 0 FIFO Reset Set and clear to reset the endpoint 0 FIFO prior to any other operation, upon hardware reset or when an USB bus reset has been received.					

Reset Value = 0000 0000b

Table 16-10. UEPIEN Register
UEPIEN (S:C2h) – USB Endpoint Interrupt Enable Register

7	6	5	4	3	2	1	0
-	-	-	-	-	EP2INTE	EP1INTE	EPOINTE
Bit Number	Bit Mnemonic	Description					
7 - 3	-	Reserved The value read from these bits is always 0. Do not set these bits.					
2	EP2INTE	Endpoint 2 Interrupt Enable Bit Set to enable the interrupts for endpoint 2. Clear this bit to disable the interrupts for endpoint 2.					
1	EP1INTE	Endpoint 1 Interrupt Enable Bit Set to enable the interrupts for the endpoint 1. Clear to disable the interrupts for the endpoint 1.					
0	EPOINTE	Endpoint 0 Interrupt Enable Bit Set to enable the interrupts for the endpoint 0. Clear to disable the interrupts for the endpoint 0.					

Reset Value = 0000 0000b

Table 16-11. UEPINT Register
UEPINT (S:F8h Read-only) – USB Endpoint Interrupt Register

7	6	5	4	3	2	1	0
-	-	-	-	-	EP2INT	EP1INT	EP0INT

Bit Number	Bit Mnemonic	Description
7 - 3	-	Reserved The value read from these bits is always 0. Do not set these bits.
2	EP2INT	Endpoint 2 Interrupt Flag This bit is set by hardware when an endpoint interrupt source has been detected on the endpoint 2. The endpoint interrupt sources are in the UEPSTAX register and can be: TXCMP, RXOUTB0, RXOUTB1, RXSETUP or STLCRC. A USB interrupt is triggered when the EP2IE bit in the UEPIEN register is set. This bit is cleared by hardware when all the endpoint interrupt sources are cleared.
1	EP1INT	Endpoint 1 Interrupt Flag This bit is set by hardware when an endpoint interrupt source has been detected on the endpoint 1. The endpoint interrupt sources are in the UEPSTAX register and can be: TXCMP, RXOUTB0, RXOUTB1, RXSETUP or STLCRC. A USB interrupt is triggered when the EP1IE bit in the UEPIEN register is set. This bit is cleared by hardware when all the endpoint interrupt sources are cleared.
0	EP0INT	Endpoint 0 Interrupt Flag This bit is set by hardware when an endpoint interrupt source has been detected on the endpoint 0. The endpoint interrupt sources are in the UEPSTAX register and can be: TXCMP, RXOUTB0, RXOUTB1, RXSETUP or STLCRC. A USB interrupt is triggered when the EP0IE bit in the UEPIEN register is set. This bit is cleared by hardware when all the endpoint interrupt sources are cleared.

Reset Value = 0000 0000b

Table 16-12. UEPDATX Register
UEPDATX (S:CFh) – USB Endpoint X FIFO Data Register (X = EPNUM set in UEPNUM)

7	6	5	4	3	2	1	0
FDAT7	FDAT6	FDAT5	FDAT4	FDAT3	FDAT2	FDAT1	FDAT0

Bit Number	Bit Mnemonic	Description
7 - 0	FDAT7:0	Endpoint X FIFO Data Data Byte to be written to FIFO or data Byte to be read from the FIFO, for the Endpoint X (see EPNUM).

Reset Value = XXh

Table 16-13. UBYCTX Register
 UBYCTX (S:E2h) – USB Endpoint X Byte Count Register (X = EPNUM set in UEPNUM)

	7	6	5	4	3	2	1	0
	-	BYCT6	BYCT5	BYCT4	BYCT3	BYCT2	BYCT1	BYCT0

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bits is always 0. Do not set this bit.
6 - 0	BYCT7:0	Byte Count Byte count of a received data packet. This Byte count is equal to the number of data Bytes received after the Data PID.

Reset Value = 0000 0000b

Table 16-14. UFNUML Register
 UFNUML (S:BAh, Read-only) – USB Frame Number Low Register

	7	6	5	4	3	2	1	0
	FNUM7	FNUM6	FNUM5	FNUM4	FNUM3	FNUM2	FNUM1	FNUM0

Bit Number	Bit Mnemonic	Description
7 - 0	FNUM7:0	Frame Number Lower 8 bits of the 11-bit Frame Number.

Reset Value = 00h

Table 16-15. UFNUMH Register
UFNUMH (S:BBh, Read-only) – USB Frame Number High Register

7	6	5	4	3	2	1	0
-	-	CRCOK	CRCERR	-	FNUM10	FNUM9	FNUM8
Bit Number	Bit Mnemonic	Description					
7 - 3	-	Reserved The value read from these bits is always 0. Do not set these bits.					
5	CRCOK	Frame Number CRC OK Bit Set by hardware after a non corrupted Frame Number in Start of Frame Packet is received. Updated after every Start Of Frame packet reception. Note: The Start Of Frame interrupt is generated just after the PID receipt.					
4	CRCERR	Frame Number CRC Error Bit Set by hardware after a corrupted Frame Number in Start of Frame Packet is received. Updated after every Start Of Frame packet reception. Note: The Start Of Frame interrupt is generated just after the PID receipt.					
3	-	Reserved The value read from this bits is always 0. Do not set this bit.					
2-0	FNUM10:8	Frame Number Upper 3 bits of the 11-bit Frame Number. It is provided in the last received SOF packet. FNUM does not change if a corrupted SOF is received.					

Reset Value = 00h

Table 16-16. USBCLK Register
USBCLK (S:EAh) – USB Clock Divider Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	USBCD1	USBCD0
Bit Number	Bit Mnemonic	Description					
7 - 2	-	Reserved The value read from these bits is always 0. Do not set these bits.					
1 - 0	USBCD1:0	USB Controller Clock Divider 2-bit divider for USB controller clock generation.					

Reset Value = 0000 0000b

17. IDE/ATAPI Interface

The AT8xC51SND2C provides an IDE/ATAPI interface allowing connection of devices such as CD-ROM reader, CompactFlash cards, Hard Disk Drive, etc. It consists of a 16-bit data transfer (read or write) between the AT8xC51SND2C and the IDE device.

17.1 Description


The IDE interface mode is enabled by setting the EXT16 bit in AUXR (see Figure 7-5, page 29). As soon as this bit is set, all MOVX instructions read or write are done in a 16-bit mode compare to the standard 8-bit mode. P0 carries the low order multiplexed address and data bus (A7:0, D7:0) while P2 carries the high order multiplexed address and data bus (A15:8, D15:8). When writing data in IDE mode, the ACC contains D7:0 data (as in 8-bit mode) while DAT16H register (see Table 17-2) contains D15:8 data. When reading data in IDE mode, D7:0 data is returned in ACC while D15:8 data is returned in DAT16H.

Figure 17-1 shows the IDE read bus cycle while Figure 17-2 shows the IDE write bus cycle. For simplicity, these figures depict the bus cycle waveforms in idealized form and do not provide precise timing information. For IDE bus cycle timing parameters refer to the Section “AC Characteristics”.

IDE cycle takes 6 CPU clock periods which is equivalent to 12 oscillator clock periods in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2 mode, refer to the Section “X2 Feature”, page 14.


Slow IDE devices can be accessed by stretching the read and write cycles. This is done using the M0 bit in AUXR. Setting this bit changes the width of the \overline{RD} and \overline{WR} signals from 3 to 15 CPU clock periods.

Figure 17-1. IDE Read Waveforms



- Notes:
1. \overline{RD} signal may be stretched using M0 bit in AUXR register.
 2. When executing MOVX @Ri instruction, P2 outputs SFR content.
 3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 outputs SFR content instead of DPH.

Figure 17-2. IDE Write Waveforms



- Notes:
1. \overline{WR} signal may be stretched using M0 bit in AUXR register.
 2. When executing MOVX @Ri instruction, P2 outputs SFR content.
 3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 outputs SFR content instead of DPH.

17.1.1 IDE Device Connection

Figure 17-3 and Figure 17-4 show 2 examples on how to interface up to 2 IDE devices to the AT8xC51SND2C. In both examples P0 carries IDE low order data bits D7:0, P2 carries IDE high order data bits D15:8, while RD and WR signals are respectively connected to the IDE nIOR and nIOW signals. Other IDE control signals are generated by the external address latch outputs in the first example while they are generated by some port I/Os in the second one. Using an external latch will achieve higher transfer rate.

Figure 17-3. IDE Device Connection Example 1




Figure 17-4. IDE Device Connection Example 2




Table 17-1. External Data Memory Interface Signals

Signal Name	Type	Description	Alternate Function
A15:8	I/O	Address Lines Upper address lines for the external bus. Multiplexed higher address and data lines for the IDE interface.	P2.7:0
AD7:0	I/O	Address/Data Lines Multiplexed lower address and data lines for the IDE interface.	P0.7:0
ALE	O	Address Latch Enable ALE signals indicates that valid address information is available on lines AD7:0.	-
\overline{RD}	O	Read Read signal output to external data memory.	P3.7
\overline{WR}	O	Write Write signal output to external memory.	P3.6

17.2 Registers

Table 17-2. DAT16H Register

DAT16H (S:F9h) – Data 16 High Order Byte

7	6	5	4	3	2	1	0
D15	D14	D13	D12	D11	D10	D9	D8
Bit Number	Bit Mnemonic	Description					
7 - 0	D15:8	Data 16 High Order Byte When EXT16 bit is set, DAT16H is set by software with the high order data Byte prior any MOVX write instruction. When EXT16 bit is set, DAT16H contains the high order data Byte after any MOVX read instruction.					

Reset Value =XXXX XXXXb

18. MultiMedia Card Controller

The AT8xC51SND2C implements a MultiMedia Card (MMC) controller. The MMC is used to store MP3 encoded audio files in removable Flash memory cards that can be easily plugged or removed from the application.

18.1 Card Concept

The basic MultiMedia Card concept is based on transferring data via a minimum number of signals.

18.1.1 Card Signals

The communication signals are:

- CLK: with each cycle of this signal a one bit transfer on the command and data lines is done. The frequency may vary from zero to the maximum clock frequency.
- CMD: is a bi-directional command channel used for card initialization and data transfer commands. The CMD signal has 2 operation modes: open-drain for initialization mode and push-pull for fast command transfer. Commands are sent from the MultiMedia Card bus master to the card and responses from the cards to the host.
- DAT: is a bi-directional data channel. The DAT signal operates in push-pull mode. Only one card or the host is driving this signal at a time.

18.1.2 Card Registers

Within the card interface five registers are defined: OCR, CID, CSD, RCA and DSR. These can be accessed only by the corresponding commands.

The 32-bit Operation Conditions Register (OCR) stores the V_{DD} voltage profile of the card. The register is optional and can be read only.

The 128-bit wide CID register carries the card identification information (Card ID) used during the card identification procedure.

The 128-bit wide Card-Specific Data register (CSD) provides information on how to access the card contents. The CSD defines the data format, error correction type, maximum data access time, data transfer speed, and whether the DSR register can be used.

The 16-bit Relative Card Address register (RCA) carries the card address assigned by the host during the card identification. This address is used for the addressed host-card communication after the card identification procedure.

The 16-bit Driver Stage Register (DSR) can be optionally used to improve the bus performance for extended operating conditions (depending on parameters like bus length, transfer rate or number of cards).

18.2 Bus Concept

The MultiMedia Card bus is designed to connect either solid-state mass-storage memory or I/O-devices in a card format to multimedia applications. The bus implementation allows the coverage of application fields from low-cost systems to systems with a fast data transfer rate. It is a single master bus with a variable number of slaves. The MultiMedia Card bus master is the bus controller and each slave is either a single mass storage card (with possibly different technologies such as ROM, OTP, Flash etc.) or an I/O-card with its own controlling unit (on card) to perform the data transfer.

The MultiMedia Card bus also includes power connections to supply the cards.

The bus communication uses a special protocol (MultiMedia Card bus protocol) which is applicable for all devices. Therefore, the payload data transfer between the host and the cards can be bi-directional.

18.2.1 Bus Lines

The MultiMedia Card bus architecture requires all cards to be connected to the same set of lines. No card has an individual connection to the host or other devices, which reduces the connection costs of the MultiMedia Card system.

The bus lines can be divided into three groups:

- Power supply: V_{SS1} and V_{SS2} , V_{DD} – used to supply the cards.
- Data transfer: MCMD, MDAT – used for bi-directional communication.
- Clock: MCLK – used to synchronize data transfer across the bus.

18.2.2 Bus Protocol

After a power-on reset, the host must initialize the cards by a special message-based MultiMedia Card bus protocol. Each message is represented by one of the following tokens:

- Command: a command is a token which starts an operation. A command is transferred serially from the host to the card on the MCMD line.
- Response: a response is a token which is sent from an addressed card (or all connected cards) to the host as an answer to a previously received command. It is transferred serially on the MCMD line.
- Data: data can be transferred from the card to the host or vice-versa. Data is transferred serially on the MDAT line.

Card addressing is implemented using a session address assigned during the initialization phase, by the bus controller to all currently connected cards. Individual cards are identified by their CID number. This method requires that every card will have an unique CID number. To ensure uniqueness of CIDs the CID register contains 24 bits (MID and OID fields) which are defined by the MMCA. Every card manufacturers is required to apply for an unique MID (and optionally OID) number.

MultiMedia Card bus data transfers are composed of these tokens. One data transfer is a bus operation. There are different types of operations. Addressed operations always contain a command and a response token. In addition, some operations have a data token, the others transfer their information directly within the command or response structure. In this case no data token is present in an operation. The bits on the MDAT and the MCMD lines are transferred synchronous to the host clock.

2 types of data transfer commands are defined:

- Sequential commands: These commands initiate a continuous data stream, they are terminated only when a stop command follows on the MCMD line. This mode reduces the command overhead to an absolute minimum.
- Block-oriented commands: These commands send a data block succeeded by CRC bits. Both read and write operations allow either single or multiple block transmission. A multiple block transmission is terminated when a stop command follows on the MCMD line similarly to the stream read.

Figure 18-1 through Figure 18-5 show the different types of operations, on these figures, grayed tokens are from host to card(s) while white tokens are from card(s) to host.

Figure 18-1. Sequential Read Operation





Figure 18-2. (Multiple) Block Read Operation



As shown in Figure 18-3 and Figure 18-4 the data write operation uses a simple busy signalling of the write operation duration on the data line (MDAT).

Figure 18-3. Sequential Write Operation




Figure 18-4. Multiple Block Write Operation





Figure 18-5. No Response and No Data Operation



18.2.3 Command Token Format

As shown in Figure 18-6, commands have a fixed code length of 48 bits. Each command token is preceded by a Start bit: a low level on MCMD line and succeeded by an End bit: a high level on MCMD line. The command content is preceded by a Transmission bit: a high level on MCMD line for a command token (host to card) and succeeded by a 7 - bit CRC so that transmission errors can be detected and the operation may be repeated.

Command content contains the command index and address information or parameters.

Figure 18-6. Command Token Format




Table 18-1. Command Token Format

Bit Position	47	46	45:40	39:8	7:1	0
Width (Bits)	1	1	6	32	7	1
Value	'0'	'1'	-	-	-	'1'
Description	Start bit	Transmission bit	Command Index	Argument	CRC7	End bit

18.2.4 Response Token Format

There are five types of response tokens (R1 to R5). As shown in Figure 18-7, responses have a code length of 48 bits or 136 bits. A response token is preceded by a Start bit: a low level on MCMD line and succeeded by an End bit: a high level on MCMD line. The command content is preceded by a Transmission bit: a low level on MCMD line for a response token (card to host) and succeeded (R1,R2,R4,R5) or not (R3) by a 7 - bit CRC.

Response content contains mirrored command and status information (R1 response), CID register or CSD register (R2 response), OCR register (R3 response), or RCA register (R4 and R5 response).

Figure 18-7. Response Token Format




Table 18-2. R1 Response Format (Normal Response)

Bit Position	47	46	45:40	39:8	7:1	0
Width (bits)	1	1	6	32	7	1
Value	'0'	'0'	-	-	-	'1'
Description	Start bit	Transmission bit	Command Index	Card Status	CRC7	End bit

Table 18-3. R2 Response Format (CID and CSD registers)

Bit Position	135	134	[133:128]	[127:1]	0
Width (bits)	1	1	6	32	1
Value	'0'	'0'	'111111'	-	'1'
Description	Start bit	Transmission bit	Reserved	Argument	End bit

Table 18-4. R3 Response Format (OCR Register)

Bit Position	47	46	[45:40]	[39:8]	[7:1]	0
Width (bits)	1	1	6	32	7	1
Value	'0'	'0'	'111111'	-	'1111111'	'1'
Description	Start bit	Transmission bit	Reserved	OCR register	Reserved	End bit

Table 18-5. R4 Response Format (Fast I/O)

Bit Position	47	46	[45:40]	[39:8]	[7:1]	0
Width (bits)	1	1	6	32	7	1
Value	'0'	'0'	'100111'	-	-	'1'
Description	Start bit	Transmission bit	Command Index	Argument	CRC7	End bit


Table 18-6. R5 Response Format

Bit Position	47	46	[45:40]	[39:8]	[7:1]	0
Width (bits)	1	1	6	32	7	1
Value	'0'	'0'	'101000'	-	-	'1'
Description	Start bit	Transmission bit	Command Index	Argument	CRC7	End bit

18.2.5 Data Packet Format

There are 2 types of data packets: stream and block. As shown in Figure 18-8, stream data packets have an indeterminate length while block packets have a fixed length depending on the block length. Each data packet is preceded by a Start bit: a low level on MCMD line and succeeded by an End bit: a high level on MCMD line. Due to the fact that there is no predefined end in stream packets, CRC protection is not included in this case. The CRC protection algorithm for block data is a 16-bit CCITT polynomial.

Figure 18-8. Data Token Format



18.2.6 Clock Control

The MMC bus clock signal can be used by the host to turn the cards into energy saving mode or to control the data flow (to avoid under-run or over-run conditions) on the bus. The host is allowed to lower the clock frequency or shut it down.

There are a few restrictions the host must follow:

- The bus frequency can be changed at any time (under the restrictions of maximum data transfer frequency, defined by the cards, and the identification frequency defined by the specification document).
- It is an obvious requirement that the clock must be running for the card to output data or response tokens. After the last MultiMedia Card bus transaction, the host is required, to provide 8 (eight) clock cycles for the card to complete the operation before shutting down the clock. Following is a list of the various bus transactions:
- A command with no response. 8 clocks after the host command End bit.
- A command with response. 8 clocks after the card command End bit.
- A read data transaction. 8 clocks after the End bit of the last data block.
- A write data transaction. 8 clocks after the CRC status token.
- The host is allowed to shut down the clock of a “busy” card. The card will complete the programming operation regardless of the host clock. However, the host must provide a clock edge for the card to turn off its busy signal. Without a clock edge the card (unless previously disconnected by a deselect command-CMD7) will force the MDAT line down, forever.


18.3 Description

The MMC controller interfaces to the C51 core through the following eight special function registers:

MMCON0, MMCON1, MMCON2, the three MMC control registers (see Table 18-8 to [Table 18-16](#)); MMSTA, the MMC status register (see Table 18-11); MMINT, the MMC interrupt register (see Table 18-12); MMMSK, the MMC interrupt mask register (see Table 18-13); MMCMD, the MMC command register (see Table 18-14); MMDAT, the MMC data register (see Table 18-15); and MMCLK, the MMC clock register (see Table 18-16).

As shown in Figure 18-9, the MMC controller is divided in four blocks: the clock generator that handles the MCLK (formally the MMC CLK) output to the card, the command line controller that handles the MCMD (formally the MMC CMD) line traffic to or from the card, the data line controller that handles the MDAT (formally the MMC DAT) line traffic to or from the card, and the interrupt controller that handles the MMC controller interrupt sources. These blocks are detailed in the following sections.


Figure 18-9. MMC Controller Block Diagram



18.4 Clock Generator


The MMC clock is generated by division of the oscillator clock (F_{OSC}) issued from the Clock Controller block as detailed in Section "Oscillator", page 13. The division factor is given by MMCD7:0 bits in MMCLK register, a value of 0x00 stops the MMC clock. Figure 18-10 shows the MMC clock generator and its output clock calculation formula.

Figure 18-10. MMC Clock Generator and Symbol



As soon as MMCEN bit in MMCON2 is set, the MMC controller receives its system clock. The MMC command and data clock is generated on MCLK output and sent to the command line and data line controllers. Figure 18-11 shows the MMC controller configuration flow. As exposed in Section "Clock Control", page 139, MMCD7:0 bits can be used to dynamically increase or reduce the MMC clock.


Figure 18-11. Configuration Flow



18.5 Command Line Controller

As shown in Figure 18-12, the command line controller is divided in 2 channels: the command transmitter channel that handles the command transmission to the card through the MCMD line and the command receiver channel that handles the response reception from the card through the MCMD line. These channels are detailed in the following sections.

Figure 18-12. Command Line Controller Block Diagram



18.5.1 Command Transmitter

For sending a command to the card, user must load the command index (1 Byte) and argument (4 Bytes) in the command transmit FIFO using the MMCMD register. Before starting transmission by setting and clearing the CMDEN bit in MMCON1 register, user must first configure:

- RESPEN bit in MMCON1 register to indicate whether a response is expected or not.
- RFMT bit in MMCON0 register to indicate the response size expected.
- CRCDIS bit in MMCON0 register to indicate whether the CRC7 included in the response will be computed or not. In order to avoid CRC error, CRCDIS may be set for response that do not include CRC7.


Figure 18-13 summarizes the command transmission flow.

As soon as command transmission is enabled, the CFLCK flag in MMSTA is set indicating that write to the FIFO is locked. This mechanism is implemented to avoid command overrun.

The end of the command transmission is signalled to you by the EOCI flag in MMINT register becoming set. This flag may generate an MMC interrupt request as detailed in Section "Interrupt", page 148. The end of the command transmission also resets the CFLCK flag.

User may abort command loading by setting and clearing the CTPTR bit in MMCON0 register which resets the write pointer to the transmit FIFO.

Figure 18-13. Command Transmission Flow



18.5.2 Command Receiver

The end of the response reception is signalled to you by the EORI flag in MMINT register. This flag may generate an MMC interrupt request as detailed in Section "Interrupt", page 148. When this flag is set, 2 other flags in MMSTA register: RESPFS and CRC7S give a status on the response received. RESPFS indicates if the response format is correct or not: the size is the one expected (48 bits or 136 bits) and a valid End bit has been received, and CRC7S indicates if the CRC7 computation is correct or not. These Flags are cleared when a command is sent to the card and updated when the response has been received.

User may abort response reading by setting and clearing the CRPTR bit in MMCON0 register which resets the read pointer to the receive FIFO.


According to the MMC specification delay between a command and a response (formally N_{CR} parameter) can not exceed 64 MMC clock periods. To avoid any locking of the MMC controller when card does not send its response (e.g. physically removed from the bus), user must launch a time-out period to exit from such situation. In case of time-out user may reset the command controller and its internal state machine by setting and clearing the CCR bit in MMCON2 register.

This time-out may be disarmed when receiving the response.

18.6 Data Line Controller

The data line controller is based on a 16-Byte FIFO used both by the data transmitter channel and by the data receiver channel.

Figure 18-14. Data Line Controller Block Diagram



18.6.1 FIFO Implementation

The 16-Byte FIFO is based on a dual 8-Byte FIFOs managed using 2 pointers and four flags indicating the status full and empty of each FIFO. Pointers are not accessible to user but can be reset at any time by setting and clearing DRPTR and DTPTR bits in MMCON0 register. Resetting the pointers is equivalent to abort the writing or reading of data. F1EI and F2EI flags in MMINT register signal when set that respectively FIFO1 and FIFO2 are empty. F1FI and F2FI flags in MMINT register signal when set that respectively FIFO1 and FIFO2 are full. These flags may generate an MMC interrupt request as detailed in Section “Interrupt”.


18.6.2 Data Configuration

Before sending or receiving any data, the data line controller must be configured according to the type of the data transfer considered. This is achieved using the Data Format bit: DFMT in MMCON0 register. Clearing DFMT bit enables the data stream format while setting DFMT bit enables the data block format. In data block format, user must also configure the single or multi-block mode by clearing or setting the MBLOCK bit in MMCON0 register and the block length using BLEN3:0 bits in MMCON1 according to Table 18-7. Figure 18-15 summarizes the data modes configuration flows.

Table 18-7. Block Length Programming

BLEN3:0	Block Length (Byte)
BLEN = 0000 to 1011	Length = 2 ^{BLEN} : 1 to 2048
> 1011	Reserved: do not program BLEN3:0 > 1011

Figure 18-15. Data Controller Configuration Flows



18.6.3 Data Transmitter

18.6.3.1 Configuration

For transmitting data to the card user must first configure the data controller in transmission mode by setting the DATDIR bit in MMCON1 register.

Figure 18-16 summarizes the data stream transmission flows in both polling and interrupt modes while Figure 18-17 summarizes the data block transmission flows in both polling and interrupt modes, these flows assume that block length is greater than 16 data.

18.6.3.2 Data Loading

Data is loaded in the FIFO by writing to MMDAT register. Number of data loaded may vary from 1 to 16 Bytes. Then if necessary (more than 16 Bytes to send) user must wait that one FIFO becomes empty (F1EI or F2EI set) before loading 8 new data.

18.6.3.3 Data Transmission

Transmission is enabled by setting and clearing DATEN bit in MMCON1 register. Data is transmitted immediately if the response has already been received, or is delayed after the response reception if its status is correct. In both cases transmission is delayed if a card sends a busy state on the data line until the end of this busy condition.

According to the MMC specification, the data transfer from the host to the card may not start sooner than 2 MMC clock periods after the card response was received (formally N_{WR} parameter). To address all card types, this delay can be programmed using DATD1:0 bits in MMCON2 register from 3 MMC clock periods when DATD1:0 bits are cleared to 9 MMC clock periods when DATD1:0 bits are set, by step of 2 MMC clock periods.

18.6.3.4 End of Transmission

The end of a data frame (block or stream) transmission is signalled to you by the EOFI flag in MMINT register. This flag may generate an MMC interrupt request as detailed in Section "Interrupt", page 148.

In data stream mode, EOFI flag is set, after reception of the End bit. This assumes user has previously sent the STOP command to the card, which is the only way to stop stream transfer.


In data block mode, EOFI flag is set, after reception of the CRC status token (see Figure 18-7). 2 other flags in MMSTA register: DATFS and CRC16S report a status on the frame sent. DATFS indicates if the CRC status token format is correct or not, and CRC16S indicates if the card has found the CRC16 of the block correct or not.

18.6.3.5 Busy Status

As shown in Figure 18-7 the card uses a busy token during a block write operation. This busy status is reported to you by the CBUSY flag in MMSTA register and by the MCBI flag in MMINT

which is set every time CBUSY toggles, i.e. when the card enters and exits its busy state. This flag may generate an MMC interrupt request as detailed in Section "Interrupt", page 148.


Figure 18-16. Data Stream Transmission Flows



b. Interrupt mode

a. Polling mode

Figure 18-17. Data Block Transmission Flows



18.6.4 Data Receiver

18.6.4.1 Configuration

To receive data from the card you must first configure the data controller in reception mode by clearing the DATDIR bit in MMCON1 register.

Figure 18-18 summarizes the data stream reception flows in both polling and interrupt modes while Figure 18-19 summarizes the data block reception flows in both polling and interrupt modes, these flows assume that block length is greater than 16 Bytes.

18.6.4.2 Data Reception

The end of a data frame (block or stream) reception is signalled to you by the EOFI flag in MMINT register. This flag may generate an MMC interrupt request as detailed in Section "Interrupt", page 148. When this flag is set, 2 other flags in MMSTA register: DATFS and CRC16S give a status on the frame received. DATFS indicates if the frame format is correct or not: a valid End bit has been received, and CRC16S indicates if the CRC16 computation is correct or not. In case of data stream CRC16S has no meaning and stays cleared.

According to the MMC specification data transmission from the card starts after the access time delay (formally N_{AC} parameter) beginning from the End bit of the read command. To avoid any locking of the MMC controller when card does not send its data (e.g. physically removed from the bus), you must launch a time-out period to exit from such situation. In case of time-out you

may reset the data controller and its internal state machine by setting and clearing the DCR bit in MMCON2 register.

This time-out may be disarmed after receiving 8 data (F1FI flag set) or after receiving end of frame (EOFI flag set) in case of block length less than 8 data (1, 2 or 4).

18.6.4.3 Data Reading

Data is read from the FIFO by reading to MMDAT register. Each time one FIFO becomes full (F1FI or F2FI set), user is requested to flush this FIFO by reading 8 data.

Figure 18-18. Data Stream Reception Flows





Figure 18-19. Data Block Reception Flows



18.6.5 Flow Control

To allow transfer at high speed without taking care of CPU oscillator frequency, the FLOWC bit in MMCON2 allows control of the data flow in both transmission and reception.

During transmission, setting the FLOWC bit has the following effects:

- MMCLK is stopped when both FIFOs become empty: F1EI and F2EI set.
- MMCLK is restarted when one of the FIFOs becomes full: F1EI or F2EI cleared.

During reception, setting the FLOWC bit has the following effects:

- MMCLK is stopped when both FIFOs become full: F1FI and F2FI set.
- MMCLK is restarted when one of the FIFOs becomes empty: F1FI or F2FI cleared.

As soon as the clock is stopped, the MMC bus is frozen and remains in its state until the clock is restored by writing or reading data in MMDAT.

18.7 Interrupt

18.7.1 Description


As shown in Figure 18-20, the MMC controller implements eight interrupt sources reported in MCBI, EORI, EOCI, EOFI, F2FI, F1FI, and F2EI flags in MMCINT register. These flags are detailed in the previous sections.

All these sources are maskable separately using MCBM, EORM, EOCM, EOFM, F2FM, F1FM, and F2EM mask bits respectively in MMMSK register.

The interrupt request is generated each time an unmasked flag is set, and the global MMC controller interrupt enable bit is set (EMMC in IEN1 register).

Reading the MMINT register automatically clears the interrupt flags (acknowledgment). This implies that register content must be saved and tested interrupt flag by interrupt flag to be sure not to forget any interrupts.

Figure 18-20. MMC Controller Interrupt System



18.8 Registers

Table 18-8. MMCON0 Register

MMCON0 (S:E4h) – MMC Control Register 0

7	6	5	4	3	2	1	0
DRPTR	DTPTR	CRPTR	CTPTR	MBLOCK	DFMT	RFMT	CRCDIS
Bit Number	Bit Mnemonic	Description					
7	DRPTR	Data Receive Pointer Reset Bit Set to reset the read pointer of the data FIFO. Clear to release the read pointer of the data FIFO.					
6	DTPTR	Data Transmit Pointer Reset Bit Set to reset the write pointer of the data FIFO. Clear to release the write pointer of the data FIFO.					
5	CRPTR	Command Receive Pointer Reset Bit Set to reset the read pointer of the receive command FIFO. Clear to release the read pointer of the receive command FIFO.					
4	CTPTR	Command Transmit Pointer Reset Bit Set to reset the write pointer of the transmit command FIFO. Clear to release the read pointer of the transmit command FIFO.					
3	MBLOCK	Multi-block Enable Bit Set to select multi-block data format. Clear to select single block data format.					
2	DFMT	Data Format Bit Set to select the block-oriented data format. Clear to select the stream data format.					
1	RFMT	Response Format Bit Set to select the 48-bit response format. Clear to select the 136-bit response format.					
0	CRCDIS	CRC7 Disable Bit Set to disable the CRC7 computation when receiving a response. Clear to enable the CRC7 computation when receiving a response.					

Reset Value = 0000 0000b

Table 18-9. MMCON1 Register

MMCON1 (S:E5h) – MMC Control Register 1

7	6	5	4	3	2	1	0
BLEN3	BLEN2	BLEN1	BLEN0	DATDIR	DATEN	RESPEN	CMDEN
Bit Number	Bit Mnemonic	Description					
7 - 4	BLEN3:0	Block Length Bits Refer to Table 18-7 for bits description. Do not program value > 1011b					
3	DATDIR	Data Direction Bit Set to select data transfer from host to card (write mode). Clear to select data transfer from card to host (read mode).					
2	DATEN	Data Transmission Enable Bit Set and clear to enable data transmission immediately or after response has been received.					
1	RESPEN	Response Enable Bit Set and clear to enable the reception of a response following a command transmission.					
0	CMDEN	Command Transmission Enable Bit Set and clear to enable transmission of the command FIFO to the card.					

Reset Value = 0000 0000b

Table 18-10. MMCON2 Register

MMCON2 (S:E6h) – MMC Control Register 2

7	6	5	4	3	2	1	0
MMCEN	DCR	CCR	-	-	DATD1	DATD0	FLOWC
Bit Number	Bit Mnemonic	Description					
7	MMCEN	MMC Clock Enable Bit Set to enable the MCLK clocks and activate the MMC controller. Clear to disable the MMC clocks and freeze the MMC controller.					
6	DCR	Data Controller Reset Bit Set and clear to reset the data line controller in case of transfer abort.					
5	CCR	Command Controller Reset Bit Set and clear to reset the command line controller in case of transfer abort.					
4-3	-	Reserved The value read from these bits is always 0. Do not set these bits.					
2-1	DATD1:0	Data Transmission Delay Bits Used to delay the data transmission after a response from 3 MMC clock periods (all bits cleared) to 9 MMC clock periods (all bits set) by step of 2 MMC clock periods.					
0	FLOWC	MMC Flow Control Bit Set to enable the flow control during data transfers. Clear to disable the flow control during data transfers.					

Reset Value = 0000 0000b

Table 18-11. MMSTA Register

MMSTA (S:DEh Read Only) – MMC Control and Status Register

7	6	5	4	3	2	1	0
-	-	CBUSY	CRC16S	DATFS	CRC7S	RESPFS	CFLCK
Bit Number	Bit Mnemonic	Description					
7 - 6	-	Reserved The value read from these bits is always 0. Do not set these bits.					
5	CBUSY	Card Busy Flag Set by hardware when the card sends a busy state on the data line. Cleared by hardware when the card no more sends a busy state on the data line.					
4	CRC16S	CRC16 Status Bit Transmission mode Set by hardware when the token response reports a good CRC. Cleared by hardware when the token response reports a bad CRC. Reception mode Set by hardware when the CRC16 received in the data block is correct. Cleared by hardware when the CRC16 received in the data block is not correct.					
3	DATFS	Data Format Status Bit Transmission mode Set by hardware when the format of the token response is correct. Cleared by hardware when the format of the token response is not correct. Reception mode Set by hardware when the format of the frame is correct. Cleared by hardware when the format of the frame is not correct.					
2	CRC7S	CRC7 Status Bit Set by hardware when the CRC7 computed in the response is correct. Cleared by hardware when the CRC7 computed in the response is not correct. This bit is not relevant when CRCDIS is set.					
1	RESPFS	Response Format Status Bit Set by hardware when the format of a response is correct. Cleared by hardware when the format of a response is not correct.					
0	CFLCK	Command FIFO Lock Bit Set by hardware to signal user not to write in the transmit command FIFO: busy state. Cleared by hardware to signal user the transmit command FIFO is available: idle state.					

Reset Value = 0000 0000b

Table 18-12. MMINT Register

MMINT (S:E7h Read Only) – MMC Interrupt Register

7	6	5	4	3	2	1	0
MCBI	EORI	EOCI	EOFI	F2FI	F1FI	F2EI	F1EI
Bit Number	Bit Mnemonic	Description					
7	MCBI	MMC Card Busy Interrupt Flag Set by hardware when the card enters or exits its busy state (when the busy signal is asserted or deasserted on the data line). Cleared when reading MMINT.					
6	EORI	End of Response Interrupt Flag Set by hardware at the end of response reception. Cleared when reading MMINT.					
5	EOCI	End of Command Interrupt Flag Set by hardware at the end of command transmission. Clear when reading MMINT.					
4	EOFI	End of Frame Interrupt Flag Set by hardware at the end of frame (stream or block) transfer. Clear when reading MMINT.					
3	F2FI	FIFO 2 Full Interrupt Flag Set by hardware when second FIFO becomes full. Cleared by hardware when second FIFO becomes empty.					
2	F1FI	FIFO 1 Full Interrupt Flag Set by hardware when first FIFO becomes full. Cleared by hardware when first FIFO becomes empty.					
1	F2EI	FIFO 2 Empty Interrupt Flag Set by hardware when second FIFO becomes empty. Cleared by hardware when second FIFO becomes full.					
0	F1EI	FIFO 1 Empty Interrupt Flag Set by hardware when first FIFO becomes empty. Cleared by hardware when first FIFO becomes full.					

Reset Value = 0000 0011b

Table 18-13. MMMSK Register

MMMSK (S:DFh) – MMC Interrupt Mask Register

7	6	5	4	3	2	1	0
MCBM	EORM	EOCM	EOFM	F2FM	F1FM	F2EM	F1EM
Bit Number	Bit Mnemonic	Description					
7	MCBM	MMC Card Busy Interrupt Mask Bit Set to prevent MCBI flag from generating an MMC interrupt. Clear to allow MCBI flag to generate an MMC interrupt.					
6	EORM	End Of Response Interrupt Mask Bit Set to prevent EORI flag from generating an MMC interrupt. Clear to allow EORI flag to generate an MMC interrupt.					
5	EOCM	End Of Command Interrupt Mask Bit Set to prevent EOCI flag from generating an MMC interrupt. Clear to allow EOCI flag to generate an MMC interrupt.					
4	EOFM	End Of Frame Interrupt Mask Bit Set to prevent EOFI flag from generating an MMC interrupt. Clear to allow EOFI flag to generate an MMC interrupt.					
3	F2FM	FIFO 2 Full Interrupt Mask Bit Set to prevent F2FI flag from generating an MMC interrupt. Clear to allow F2FI flag to generate an MMC interrupt.					
2	F1FM	FIFO 1 Full Interrupt Mask Bit Set to prevent F1FI flag from generating an MMC interrupt. Clear to allow F1FI flag to generate an MMC interrupt.					
1	F2EM	FIFO 2 Empty Interrupt Mask Bit Set to prevent F2EI flag from generating an MMC interrupt. Clear to allow F2EI flag to generate an MMC interrupt.					
0	F1EM	FIFO 1 Empty Interrupt Mask Bit Set to prevent F1EI flag from generating an MMC interrupt. Clear to allow F1EI flag to generate an MMC interrupt.					

Reset Value = 1111 1111b

Table 18-14. MMCMD Register

MMCMD (S:DDh) – MMC Command Register

7	6	5	4	3	2	1	0
MC7	MC6	MC5	MC4	MC3	MC2	MC1	MC0
Bit Number	Bit Mnemonic	Description					
7 - 0	MC7:0	MMC Command Receive Byte Output (read) register of the response FIFO. MMC Command Transmit Byte Input (write) register of the command FIFO.					

Reset Value = 1111 1111b

Table 18-15. MMDAT Register

MMDAT (S:DCh) – MMC Data Register

7	6	5	4	3	2	1	0
MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0
Bit Number	Bit Mnemonic	Description					
7 - 0	MD7:0	MMC Data Byte Input (write) or output (read) register of the data FIFO.					

Reset Value = 1111 1111b

Table 18-16. MMCLK Register

MMCLK (S:EDh) – MMC Clock Divider Register

7	6	5	4	3	2	1	0
MMCD7	MMCD6	MMCD5	MMCD4	MMCD3	MMCD2	MMCD1	MMCD0
Bit Number	Bit Mnemonic	Description					
7 - 0	MMCD7:0	MMC Clock Divider 8-bit divider for MMC clock generation.					

Reset Value = 0000 0000b

19. Synchronous Peripheral Interface

The AT8xC51SND2C implements a Synchronous Peripheral Interface with master and slave modes capability.

Figure 19-1 shows an SPI bus configuration using the AT8xC51SND2C as master connected to slave peripherals while Figure 19-2 shows an SPI bus configuration using the AT8xC51SND2C as slave of an other master.

The bus is made of three wires connecting all the devices together:

- Master Output Slave Input (MOSI): it is used to transfer data in series from the master to a slave.
It is driven by the master.
- Master Input Slave Output (MISO): it is used to transfer data in series from a slave to the master.
It is driven by the selected slave.
- Serial Clock (SCK): it is used to synchronize the data transmission both in and out the devices through their MOSI and MISO lines. It is driven by the master for eight clock cycles which allows to exchange one Byte on the serial lines.

Each slave peripheral is selected by one Slave Select pin (\overline{SS}). If there is only one slave, it may be continuously selected with \overline{SS} tied to a low level. Otherwise, the AT8xC51SND2C may select each device by software through port pins (Pn.x). Special care should be taken not to select 2 slaves at the same time to avoid bus conflicts.

Figure 19-1. Typical Master SPI Bus Configuration





Figure 19-2. Typical Slave SPI Bus Configuration



19.1 Description

The SPI controller interfaces with the C51 core through three special function registers: SPCON, the SPI control register (see Table 19-2); SPSTA, the SPI status register (see Table 19-3); and SPDAT, the SPI data register (see Table 19-4).

19.1.1 Master Mode


The SPI operates in master mode when the MSTR bit in SPCON is set.

Figure 19-3 shows the SPI block diagram in master mode. Only a master SPI module can initiate transmissions. Software begins the transmission by writing to SPDAT. Writing to SPDAT writes to the shift register while reading SPDAT reads an intermediate register updated at the end of each transfer.

The Byte begins shifting out on the MOSI pin under the control of the bit rate generator. This generator also controls the shift register of the slave peripheral through the SCK output pin. As the Byte shifts out, another Byte shifts in from the slave peripheral on the MISO pin. The Byte is transmitted most significant bit (MSB) first. The end of transfer is signaled by SPIF being set.

When the AT8xC51SND2C is the only master on the bus, it can be useful not to use SS# pin and get it back to I/O functionality. This is achieved by setting SSDIS bit in SPCON.

Figure 19-3. SPI Master Mode Block Diagram



Note: MSTR bit in SPCON is set to select master mode.


19.1.2 Slave Mode

The SPI operates in slave mode when the MSTR bit in SPCON is cleared and data has been loaded in SPDAT.

Figure 19-4 shows the SPI block diagram in slave mode. In slave mode, before a data transmission occurs, the SS pin of the slave SPI must be asserted to low level. SS must remain low until the transmission of the Byte is complete. In the slave SPI module, data enters the shift register through the MOSI pin under the control of the serial clock provided by the master SPI module on the SCK input pin. When the master starts a transmission, the data in the shift register begins shifting out on the MISO pin. The end of transfer is signaled by SPIF being set.

When the AT8xC51SND2C is the only slave on the bus, it can be useful not to use SS# pin and get it back to I/O functionality. This is achieved by setting SSDIS bit in SPCON. This bit has no effect when CPHA is cleared (see Section "SS Management", page 159).

Figure 19-4. SPI Slave Mode Block Diagram



Note: 1. MSTR bit in SPCON is cleared to select slave mode.

19.1.3 Bit Rate

The bit rate can be selected from seven predefined bit rates using the SPR2, SPR1 and SPR0 control bits in SPCON according to Table 19-1. These bit rates are derived from the peripheral clock (F_{PER}) issued from the Clock Controller block as detailed in Section "Oscillator", page 13.

Table 19-1. Serial Bit Rates

SPR2	SPR1	SPR0	Bit Rate (kHz) Vs F_{PER}						F_{PER} Divider
			6 MHz ⁽¹⁾	8 MHz ⁽¹⁾	10 MHz ⁽¹⁾	12 MHz ⁽²⁾	16 MHz ⁽²⁾	20 MHz ⁽²⁾	
0	0	0	3000	4000	5000	6000	8000	10000	2
0	0	1	1500	2000	2500	3000	4000	5000	4
0	1	0	750	1000	1250	1500	2000	2500	8
0	1	1	375	500	625	750	1000	1250	16
1	0	0	187.5	250	312.5	375	500	625	32
1	0	1	93.75	125	156.25	187.5	250	312.5	64
1	1	0	46.875	62.5	78.125	93.75	125	156.25	128
1	1	1	6000	8000	10000	12000	16000	20000	1

Notes: 1. These frequencies are achieved in X1 mode, $F_{PER} = F_{OSC} \div 2$.
 2. These frequencies are achieved in X2 mode, $F_{PER} = F_{OSC}$.

19.1.4 Data Transfer

The Clock Polarity bit (CPOL in SPCON) defines the default SCK line level in idle state⁽¹⁾ while the Clock Phase bit (CPHA in SPCON) defines the edges on which the input data are sampled and the edges on which the output data are shifted (see Figure 19-5 and Figure 19-6). The SI signal is output from the selected slave and the SO signal is the output from the master. The AT8xC51SND2C captures data from the SI line while the selected slave captures data from the SO line.

For simplicity, Figure 19-5 and Figure 19-6 depict the SPI waveforms in idealized form and do not provide precise timing information. For timing parameters refer to the Section “AC Characteristics”.

Note: 1. When the peripheral is disabled (SPEN = 0), default SCK line is high level.

Figure 19-5. Data Transmission Format (CPHA = 0)





Figure 19-6. Data Transmission Format (CPHA = 1)




19.1.5 SS Management

Figure 19-5 shows an SPI transmission with CPHA = 0, where the first SCK edge is the MSB capture point. Therefore the slave starts to output its MSB as soon as it is selected: SS asserted to low level. SS must then be deasserted between each Byte transmission (see Figure 19-7). SPDAT must be loaded with a data before SS is asserted again.

Figure 19-6 shows an SPI transmission with CPHA = 1, where the first SCK edge is used by the slave as a start of transmission signal. Therefore, SS may remain asserted between each Byte transmission (see Figure 19-7).

Figure 19-7. \overline{SS} Timing Diagram



19.1.6 Error Conditions

The following flags signal the SPI error conditions:

- **MODF** in SPSTA signals a mode fault.
MODF flag is relevant only in master mode when \overline{SS} usage is enabled (SSDIS bit cleared). It signals when set that another master on the bus has asserted \overline{SS} pin and so, may create a conflict on the bus with 2 master sending data at the same time.
- A mode fault automatically disables the SPI (SPEN cleared) and configures the SPI in slave mode (MSTR cleared).
MODF flag can trigger an interrupt as explained in Section "Interrupt", page 160.
MODF flag is cleared by reading SPSTA and re-configuring SPI by writing to SPCON.
- **WCOL** in SPSTA signals a write collision.
WCOL flag is set when SPDAT is loaded while a transfer is on-going. In this case data is not written to SPDAT and transfer continues uninterrupted. WCOL flag does not trigger any interrupt and is relevant jointly with SPIF flag.
WCOL flag is cleared after reading SPSTA and writing new data to SPDAT while no transfer is on-going.

19.2 Interrupt


The SPI handles 2 interrupt sources that are the "end of transfer" and the "mode fault" flags.

As shown in Figure 19-8, these flags are combined together to appear as a single interrupt source for the C51 core. The SPIF flag is set at the end of an 8-bit shift in and out and is cleared by reading SPSTA and then reading from or writing to SPDAT.

The MODF flag is set in case of mode fault error and is cleared by reading SPSTA and then writing to SPCON.

The SPI interrupt is enabled by setting ESPI bit in IEN1 register. This assumes interrupts are globally enabled by setting EA bit in IEN0 register.

Figure 19-8. SPI Interrupt System



19.3 Configuration

The SPI configuration is made through SPCON.

19.3.1 Master Configuration

The SPI operates in master mode when the MSTR bit in SPCON is set.

19.3.2 Slave Configuration

The SPI operates in slave mode when the MSTR bit in SPCON is cleared and data has been loaded is SPDAT.

19.3.3 Data Exchange

There are 2 possible methods to exchange data in master and slave modes:

- polling
- interrupts

19.3.4 Master Mode with Polling Policy

Figure 19-9 shows the initialization phase and the transfer phase flows using the polling method. Using this flow prevents any overrun error occurrence.


The bit rate is selected according to Table 19-1. The transfer format depends on the slave peripheral.

\overline{SS} may be deasserted between transfers depending also on the slave peripheral.

SPIF flag is cleared when reading SPDAT (SPSTA has been read before by the “end of transfer” check).

This polling method provides the fastest effective transmission and is well adapted when communicating at high speed with other microcontrollers. However, the procedure may then be interrupted at any time by higher priority tasks.

Figure 19-9. Master SPI Polling Flows



19.3.5 Master Mode with Interrupt

Figure 19-10 shows the initialization phase and the transfer phase flows using the interrupt. Using this flow prevents any overrun error occurrence.


The bit rate is selected according to Table 19-1.

The transfer format depends on the slave peripheral.

\overline{SS} may be deasserted between transfers depending also on the slave peripheral.

Reading SPSTA at the beginning of the ISR is mandatory for clearing the SPIF flag. Clear is effective when reading SPDAT.

Figure 19-10. Master SPI Interrupt Flows



19.3.6 Slave Mode with Polling Policy


Figure 19-11 shows the initialization phase and the transfer phase flows using the polling.

The transfer format depends on the master controller.

SPIF flag is cleared when reading SPDAT (SPSTA has been read before by the “end of reception” check).

This provides the fastest effective transmission and is well adapted when communicating at high speed with other Microcontrollers. However, the process may then be interrupted at any time by higher priority tasks.

Figure 19-11. Slave SPI Polling Flows




19.3.7 Slave Mode with Interrupt Policy

Figure 19-10 shows the initialization phase and the transfer phase flows using the interrupt.

The transfer format depends on the master controller.

Reading SPSTA at the beginning of the ISR is mandatory for clearing the SPIF flag. Clear is effective when reading SPDAT.

Figure 19-12. Slave SPI Interrupt Policy Flows



19.4 Registers

Table 19-2. SPCON Register

SPCON (S:C3h) – SPI Control Register

7	6	5	4	3	2	1	0
SPR2	SPEN	SSDIS	MSTR	CPOL	CPHA	SPR1	SPR0
Bit Number	Bit Mnemonic	Description					
7	SPR2	SPI Rate Bit 2 Refer to Table 19-1 for bit rate description.					
6	SPEN	SPI Enable Bit Set to enable the SPI interface. Clear to disable the SPI interface.					
5	SSDIS	Slave Select Input Disable Bit Set to disable \overline{SS} in both master and slave modes. In slave mode this bit has no effect if $CPHA = 0$. Clear to enable \overline{SS} in both master and slave modes.					
4	MSTR	Master Mode Select Set to select the master mode. Clear to select the slave mode.					
3	CPOL	SPI Clock Polarity Bit⁽¹⁾ Set to have the clock output set to high level in idle state. Clear to have the clock output set to low level in idle state.					
2	CPHA	SPI Clock Phase Bit Set to have the data sampled when the clock returns to idle state (see CPOL). Clear to have the data sampled when the clock leaves the idle state (see CPOL).					
1 - 0	SPR1:0	SPI Rate Bits 0 and 1 Refer to Table 19-1 for bit rate description.					

Reset Value = 0001 0100b

Note: 1. When the SPI is disabled, SCK outputs high level.

Table 19-3. SPSTA Register
 SPSTA (S:C4h) – SPI Status Register

7	6	5	4	3	2	1	0
SPIF	WCOL	-	MODF	-	-	-	-

Bit Number	Bit Mnemonic	Description
7	SPIF	SPI Interrupt Flag Set by hardware when an 8-bit shift is completed. Cleared by hardware when reading or writing SPDAT after reading SPSTA.
6	WCOL	Write Collision Flag Set by hardware to indicate that a collision has been detected. Cleared by hardware to indicate that no collision has been detected.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	MODF	Mode Fault Set by hardware to indicate that the \overline{SS} pin is at an appropriate level. Cleared by hardware to indicate that the \overline{SS} pin is at an inappropriate level.
3 - 0	-	Reserved The value read from these bits is indeterminate. Do not set these bits.

Reset Value = 00000 0000b

Table 19-4. SPDAT Register
 SPDAT (S:C5h) – Synchronous Serial Data Register

7	6	5	4	3	2	1	0
SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0

Bit Number	Bit Mnemonic	Description
7 - 0	SPD7:0	Synchronous Serial Data.

Reset Value = XXXX XXXXb

20. Serial I/O Port

The serial I/O port in the AT8xC51SND2C provides both synchronous and asynchronous communication modes. It operates as a Synchronous Receiver and Transmitter in one single mode (Mode 0) and operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous modes support framing error detection and multiprocessor communication with automatic address recognition.

20.1 Mode Selection

SM0 and SM1 bits in SCON register (see Figure 20-3) are used to select a mode among the single synchronous and the three asynchronous modes according to [Table 20-1](#).

Table 20-1. Serial I/O Port Mode Selection

SM0	SM1	Mode	Description	Baud Rate
0	0	0	Synchronous Shift Register	Fixed/Variable
0	1	1	8-bit UART	Variable
1	0	2	9-bit UART	Fixed
1	1	3	9-bit UART	Variable

20.2 Baud Rate Generator

Depending on the mode and the source selection, the baud rate can be generated from either the Timer 1 or the Internal Baud Rate Generator. The Timer 1 can be used in Modes 1 and 3 while the Internal Baud Rate Generator can be used in Modes 0, 1 and 3.


The addition of the Internal Baud Rate Generator allows freeing of the Timer 1 for other purposes in the application. It is highly recommended to use the Internal Baud Rate Generator as it allows higher and more accurate baud rates than Timer 1.

Baud rate formulas depend on the modes selected and are given in the following mode sections.

20.2.1 Timer 1

When using Timer 1, the Baud Rate is derived from the overflow of the timer. As shown in Figure 20-1 Timer 1 is used in its 8-bit auto-reload mode (detailed in Section "Mode 2 (8-bit Timer with Auto-Reload)", page 54). SMOD1 bit in PCON register allows doubling of the generated baud rate.


Figure 20-1. Timer 1 Baud Rate Generator Block Diagram



20.2.2 Internal Baud Rate Generator

When using the Internal Baud Rate Generator, the Baud Rate is derived from the overflow of the timer. As shown in Figure 20-2 the Internal Baud Rate Generator is an 8-bit auto-reload timer fed by the peripheral clock or by the peripheral clock divided by 6 depending on the SPD bit in BDRCON register (see Table 20-7). The Internal Baud Rate Generator is enabled by setting BBR bit in BDRCON register. SMOD1 bit in PCON register allows doubling of the generated baud rate.


Figure 20-2. Internal Baud Rate Generator Block Diagram



20.3 Synchronous Mode (Mode 0)

Mode 0 is a half-duplex, synchronous mode, which is commonly used to expand the I/O capabilities of a device with shift registers. The transmit data (TXD) pin outputs a set of eight clock pulses while the receive data (RXD) pin transmits or receives a Byte of data. The 8-bit data are transmitted and received least-significant bit (LSB) first. Shifts occur at a fixed Baud Rate (see Section "Baud Rate Selection (Mode 0)", page 171). Figure 20-3 shows the serial port block diagram in Mode 0.

Figure 20-3. Serial I/O Port Block Diagram (Mode 0)




20.3.1 Transmission (Mode 0)

To start a transmission mode 0, write to SCON register clearing bits SM0, SM1.

As shown in Figure 20-4, writing the Byte to transmit to SBUF register starts the transmission. Hardware shifts the LSB (D0) onto the RXD pin during the first clock cycle composed of a high level then low level signal on TXD. During the eighth clock cycle the MSB (D7) is on the RXD pin. Then, hardware drives the RXD pin high and asserts TI to indicate the end of the transmission.

Figure 20-4. Transmission Waveforms (Mode 0)




20.3.2 Reception (Mode 0)

To start a reception in mode 0, write to SCON register clearing SM0, SM1 and RI bits and setting the REN bit.

As shown in Figure 20-5, Clock is pulsed and the LSB (D0) is sampled on the RXD pin. The D0 bit is then shifted into the shift register. After eight samplings, the MSB (D7) is shifted into the shift register, and hardware asserts RI bit to indicate a completed reception. Software can then read the received Byte from SBUF register.

Figure 20-5. Reception Waveforms (Mode 0)



20.3.3 Baud Rate Selection (Mode 0)

In mode 0, the baud rate can be either, fixed or variable.
 As shown in Figure 20-6, the selection is done using M0SRC bit in BDRCON register.
 Figure 20-7 gives the baud rate calculation formulas for each baud rate source.

Figure 20-6. Baud Rate Source Selection (mode 0)





Figure 20-7. Baud Rate Formulas (Mode 0)

<p>a. Fixed Formula</p> $\text{Baud_Rate} = \frac{F_{PER}}{6}$	<p>b. Variable Formula</p> $\text{Baud_Rate} = \frac{F_{PER}}{6^{(1-SPD)} \cdot 16 \cdot (256 - \text{BRL})}$ $\text{BRL} = 256 - \frac{F_{PER}}{6^{(1-SPD)} \cdot 16 \cdot \text{Baud_Rate}}$
---	--

20.4 Asynchronous Modes (Modes 1, 2 and 3)

The Serial Port has one 8-bit and 2 9-bit asynchronous modes of operation. Figure 20-8 shows the Serial Port block diagram in such asynchronous modes.


Figure 20-8. Serial I/O Port Block Diagram (Modes 1, 2 and 3)



20.4.0.1 Mode 1

Mode 1 is a full-duplex, asynchronous mode. The data frame (see Figure 20-9) consists of 10 bits: one start, eight data bits and one stop bit. Serial data is transmitted on the TXD pin and received on the RXD pin. When a data is received, the stop bit is read in the RB8 bit in SCON register.


Figure 20-9. Data Frame Format (Mode 1)



20.4.0.2 Modes 2 and 3

Modes 2 and 3 are full-duplex, asynchronous modes. The data frame (see Figure 20-10) consists of 11 bits: one start bit, eight data bits (transmitted and received LSB first), one programmable ninth data bit and one stop bit. Serial data is transmitted on the TXD pin and received on the RXD pin. On receive, the ninth bit is read from RB8 bit in SCON register. On transmit, the ninth data bit is written to TB8 bit in SCON register. Alternatively, you can use the ninth bit can be used as a command/data flag.

Figure 20-10. Data Frame Format (Modes 2 and 3)



20.4.1 Transmission (Modes 1, 2 and 3)

To initiate a transmission, write to SCON register, set the SM0 and SM1 bits according to Table 20-1, and set the ninth bit by writing to TB8 bit. Then, writing the Byte to be transmitted to SBUF register starts the transmission.

20.4.2 Reception (Modes 1, 2 and 3)

To prepare for reception, write to SCON register, set the SM0 and SM1 bits according to Table 20-1, and set the REN bit. The actual reception is then initiated by a detected high-to-low transition on the RXD pin.


20.4.3 Framing Error Detection (Modes 1, 2 and 3)

Framing error detection is provided for the three asynchronous modes. To enable the framing bit error detection feature, set SMOD0 bit in PCON register as shown in Figure 20-11.

When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by 2 devices. If a valid stop bit is not found, the software sets FE bit in SCON register.

Software may examine FE bit after each reception to check for data errors. Once set, only software or a chip reset clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When the framing error detection feature is enabled, RI rises on stop bit instead of the last data bit as detailed in Figure 20-17.

Figure 20-11. Framing Error Block Diagram



20.4.4 Baud Rate Selection (Modes 1 and 3)

In modes 1 and 3, the Baud Rate is derived either from the Timer 1 or the Internal Baud Rate Generator and allows different baud rate in reception and transmission.

As shown in Figure 20-12 the selection is done using RBCK and TBCK bits in BDRCON register. Figure 20-13 gives the baud rate calculation formulas for each baud rate source while Table 20-2 details Internal Baud Rate Generator configuration for different peripheral clock frequencies and giving baud rates closer to the standard baud rates.

Figure 20-12. Baud Rate Source Selection (Modes 1 and 3)




Figure 20-13. Baud Rate Formulas (Modes 1 and 3)

$$\text{Baud_Rate} = \frac{2^{\text{SMOD}1} \cdot F_{\text{PER}}}{6^{(1-\text{SPD})} \cdot 32 \cdot (256 - \text{BRL})}$$

$$\text{BRL} = 256 - \frac{2^{\text{SMOD}1} \cdot F_{\text{PER}}}{6^{(1-\text{SPD})} \cdot 32 \cdot \text{Baud_Rate}}$$

a. IBRG Formula

$$\text{Baud_Rate} = \frac{2^{\text{SMOD}1} \cdot F_{\text{PER}}}{6 \cdot 32 \cdot (256 - \text{TH1})}$$

$$\text{TH1} = 256 - \frac{2^{\text{SMOD}1} \cdot F_{\text{PER}}}{192 \cdot \text{Baud_Rate}}$$

b. T1 Formula

Table 20-2. Internal Baud Rate Generator Value

Baud Rate	$F_{PER} = 6 \text{ MHz}^{(1)}$				$F_{PER} = 8 \text{ MHz}^{(1)}$				$F_{PER} = 10 \text{ MHz}^{(1)}$			
	SPD	SMOD 1	BRL	Error %	SPD	SMOD 1	BRL	Error %	SPD	SMOD 1	BRL	Error %
115200	-	-	-	-	-	-	-	-	-	-	-	-
57600	-	-	-	-	1	1	247	3.55	1	1	245	1.36
38400	1	1	246	2.34	1	1	243	0.16	1	1	240	1.73
19200	1	1	236	2.34	1	1	230	0.16	1	1	223	1.36
9600	1	1	217	0.16	1	1	204	0.16	1	1	191	0.16
4800	1	1	178	0.16	1	1	152	0.16	1	1	126	0.16

Baud Rate	$F_{PER} = 12 \text{ MHz}^{(2)}$				$F_{PER} = 16 \text{ MHz}^{(2)}$				$F_{PER} = 20 \text{ MHz}^{(2)}$			
	SPD	SMOD 1	BRL	Error %	SPD	SMOD 1	BRL	Error %	SPD	SMOD 1	BRL	Error %
115200	-	-	-	-	1	1	247	3.55	1	1	245	1.36
57600	1	1	243	0.16	1	1	239	2.12	1	1	234	1.36
38400	1	1	236	2.34	1	1	230	0.16	1	1	223	1.36
19200	1	1	217	0.16	1	1	204	0.16	1	1	191	0.16
9600	1	1	178	0.16	1	1	152	0.16	1	1	126	0.16
4800	1	1	100	0.16	1	1	48	0.16	1	0	126	0.16

- Notes: 1. These frequencies are achieved in X1 mode, $F_{PER} = F_{OSC} \div 2$.
 2. These frequencies are achieved in X2 mode, $F_{PER} = F_{OSC}$.

20.4.5 Baud Rate Selection (Mode 2)

In mode 2, the baud rate can only be programmed to 2 fixed values: 1/16 or 1/32 of the peripheral clock frequency.

As shown in Figure 20-14 the selection is done using SMOD1 bit in PCON register.

Figure 20-15 gives the baud rate calculation formula depending on the selection.

Figure 20-14. Baud Rate Generator Selection (Mode 2)




Figure 20-15. Baud Rate Formula (Mode 2)

$$\text{Baud_Rate} = \frac{2^{\text{SMOD}1} \cdot F_{\text{PER}}}{32}$$

20.5 Multiprocessor Communication (Modes 2 and 3)

Modes 2 and 3 provide a ninth-bit mode to facilitate multiprocessor communication. To enable this feature, set SM2 bit in SCON register. When the multiprocessor communication feature is enabled, the serial Port can differentiate between data frames (ninth bit clear) and address frames (ninth bit set). This allows the AT8xC51SND2C to function as a slave processor in an environment where multiple slave processors share a single serial line.

When the multiprocessor communication feature is enabled, the receiver ignores frames with the ninth bit clear. The receiver examines frames with the ninth bit set for an address match. If the received address matches the slaves address, the receiver hardware sets RB8 and RI bits in SCON register, generating an interrupt.

The addressed slave's software then clears SM2 bit in SCON register and prepares to receive the data Bytes. The other slaves are unaffected by these data Bytes because they are waiting to respond to their own addresses.

20.6 Automatic Address Recognition

The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set).

Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the Serial Port to examine the address of each incoming command frame. Only when the Serial Port recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices.

If desired, the automatic address recognition feature in mode 1 may be enabled. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

To support automatic address recognition, a device is identified by a given address and a broadcast address.

Note: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e., setting SM2 bit in SCON register in mode 0 has no effect).

20.6.1 Given Address

Each device has an individual address that is specified in SADDR register; the SADEN register is a mask Byte that contains don't care bits (defined by zeros) to form the device's given address. The don't care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed.

To address a device by its individual address, the SADEN mask Byte must be 1111 1111b.

For example:

```
SADDR = 0101 0110b
SADEN = 1111 1100b
Given = 0101 01XXb
```

The following is an example of how to use given addresses to address different slaves:

```
Slave A:SADDR = 1111 0001b
```

```

SADEN = 1111 1010b
Given = 1111 0X0Xb
Slave B:SADDR = 1111 0011b
SADEN = 1111 1001b
Given = 1111 0XX1b
Slave C:SADDR = 1111 0011b
SADEN = 1111 1101b
Given = 1111 00X1b

```

The SADEN Byte is selected so that each slave may be addressed separately. For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000B).

For slave A, bit 1 is a 0; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves A and B, but not slave C, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011B).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001B).

20.6.2 Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

```

SADDR = 0101 0110b
SADEN = 1111 1100b
(SADDR | SADEN)=1111 111Xb

```

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh.

The following is an example of using broadcast addresses:

```

Slave A:SADDR = 1111 0001b
SADEN = 1111 1010b
Given = 1111 1X11b,

Slave B:SADDR = 1111 0011b
SADEN = 1111 1001b
Given = 1111 1X11b,

Slave C:SADDR = 1111 0010b
SADEN = 1111 1101b
Given = 1111 1111b,

```

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send the address FFh.

To communicate with slaves A and B, but not slave C, the master must send the address FBh.

20.6.3 Reset Address

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX XXXXb (all don't care bits). This ensures that the Serial Port is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

20.7 Interrupt

The Serial I/O Port handles 2 interrupt sources that are the “end of reception” (RI in SCON) and “end of transmission” (TI in SCON) flags. As shown in Figure 20-16 these flags are combined together to appear as a single interrupt source for the C51 core. Flags must be cleared by software when executing the serial interrupt service routine.

The serial interrupt is enabled by setting ES bit in IEN0 register. This assumes interrupts are globally enabled by setting EA bit in IEN0 register.

Depending on the selected mode and whether the framing error detection is enabled or disabled, RI flag is set during the stop bit or during the ninth bit as detailed in Figure 20-17.

Figure 20-16. Serial I/O Interrupt System





Figure 20-17. Interrupt Waveforms



20.8 Registers

Table 20-3. SCON Register

SCON (S:98h) – Serial Control Register

7	6	5	4	3	2	1	0
FE/SM0	OVR/SM1	SM2	REN	TB8	RB8	TI	RI
Bit Number	Bit Mnemonic	Description					
7	FE	Framing Error Bit To select this function, set SMOD0 bit in PCON register. Set by hardware to indicate an invalid stop bit. Must be cleared by software.					
	SM0	Serial Port Mode Bit 0 Refer to Table 20-1 for mode selection.					
6	SM1	Serial Port Mode Bit 1 Refer to Table 20-1 for mode selection.					
5	SM2	Serial Port Mode Bit 2 Set to enable the multiprocessor communication and automatic address recognition features. Clear to disable the multiprocessor communication and automatic address recognition features.					
4	REN	Receiver Enable Bit Set to enable reception. Clear to disable reception.					
3	TB8	Transmit Bit 8 Modes 0 and 1: Not used. Modes 2 and 3: Software writes the ninth data bit to be transmitted to TB8.					
2	RB8	Receiver Bit 8 Mode 0: Not used. Mode 1 (SM2 cleared): Set or cleared by hardware to reflect the stop bit received. Modes 2 and 3 (SM2 set): Set or cleared by hardware to reflect the ninth bit received.					
1	TI	Transmit Interrupt Flag Set by the transmitter after the last data bit is transmitted. Must be cleared by software.					
0	RI	Receive Interrupt Flag Set by the receiver after the stop bit of a frame has been received. Must be cleared by software.					

Reset Value = 0000 0000b

Table 20-4. SBUF Register

SBUF (S:99h) – Serial Buffer Register

7	6	5	4	3	2	1	0
SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
Bit Number	Bit Mnemonic	Description					
7 - 0	SD7:0	Serial Data Byte Read the last data received by the serial I/O Port. Write the data to be transmitted by the serial I/O Port.					

Reset value = XXXX XXXXb

Table 20-5. SADDR Register

SADDR (S:A9h) – Slave Individual Address Register

7	6	5	4	3	2	1	0
SAD7	SAD6	SAD5	SAD4	SAD3	SAD2	SAD1	SAD0
Bit Number	Bit Mnemonic	Description					
7 - 0	SAD7:0	Slave Individual Address					

Reset Value = 0000 0000b

Table 20-6. SADEN Register

SADEN (S:B9h) – Slave Individual Address Mask Byte Register

7	6	5	4	3	2	1	0
SAE7	SAE6	SAE5	SAE4	SAE3	SAE2	SAE1	SAE0
Bit Number	Bit Mnemonic	Description					
7 - 0	SAE7:0	Slave Address Mask Byte					

Reset Value = 0000 0000b

Table 20-7. BDRCON Register

BDRCON (S:92h) – Baud Rate Generator Control Register

7	6	5	4	3	2	1	0
-	-	-	BRR	TBCK	RBCK	SPD	M0SRC
Bit Number	Bit Mnemonic	Description					
7 - 5	-	Reserved The value read from these bits are indeterminate. Do not set these bits.					
4	BRR	Baud Rate Run Bit Set to enable the baud rate generator. Clear to disable the baud rate generator.					
3	TBCK	Transmission Baud Rate Selection Bit Set to select the baud rate generator as transmission baud rate generator. Clear to select the Timer 1 as transmission baud rate generator.					
2	RBCK	Reception Baud Rate Selection Bit Set to select the baud rate generator as reception baud rate generator. Clear to select the Timer 1 as reception baud rate generator.					
1	SPD	Baud Rate Speed Bit Set to select high speed baud rate generation. Clear to select low speed baud rate generation.					
0	M0SRC	Mode 0 Baud Rate Source Bit Set to select the variable baud rate generator in Mode 0. Clear to select fixed baud rate in Mode 0.					

Reset Value = XXX0 0000b

Table 20-8. BRL Register

BRL (S:91h) – Baud Rate Generator Reload Register

7	6	5	4	3	2	1	0
BRL7	BRL6	BRL5	BRL4	BRL3	BRL2	BRL1	BRL0
Bit Number	Bit Mnemonic	Description					
7 - 0	BRL7:0	Baud Rate Reload Value					


Reset Value = 0000 0000b

21. Two-wire Interface (TWI) Controller

The AT8xC51SND2C implements a TWI controller supporting the four standard master and slave modes with multimaster capability. Thus, it allows connection of slave devices like LCD controller, audio DAC, etc., but also external master controlling where the AT8xC51SND2C is used as a peripheral of a host.

The TWI bus is a bi-directional TWI serial communication standard. It is designed primarily for simple but efficient integrated circuit control. The system is comprised of 2 lines, SCL (Serial Clock) and SDA (Serial Data) that carry information between the ICs connected to them. The serial data transfer is limited to 100 Kbit/s in low speed mode, however, some higher bit rates can be achieved depending on the oscillator frequency. Various communication configurations can be designed using this bus. Figure 21-1 shows a typical TWI bus configuration using the AT8xC51SND2C in master and slave modes. All the devices connected to the bus can be master and slave.

Figure 21-1. Typical TWI Bus Configuration



21.1 Description

The CPU interfaces to the TWI logic via the following four 8-bit special function registers: the Synchronous Serial Control register (SSCON SFR, see Table 21-9), the Synchronous Serial Data register (SSDAT SFR, see Table 21-11), the Synchronous Serial Status register (SSSTA SFR, see Table 21-10) and the Synchronous Serial Address register (SSADR SFR, see Table 21-12).

SSCON is used to enable the controller, to program the bit rate (see Table 21-9), to enable slave modes, to acknowledge or not a received data, to send a START or a STOP condition on the TWI bus, and to acknowledge a serial interrupt. A hardware reset disables the TWI controller.


SSSTA contains a status code which reflects the status of the TWI logic and the TWI bus. The three least significant bits are always zero. The five most significant bits contains the status code. There are 26 possible status codes. When SSSTA contains F8h, no relevant state information is available and no serial interrupt is requested. A valid status code is available in SSSTA after SSI is set by hardware and is still present until SSI has been reset by software. Table 21-2 to Table 21-6 give the status for both master and slave modes and miscellaneous states.

SSDAT contains a Byte of serial data to be transmitted or a Byte which has just been received. It is addressable while it is not in process of shifting a Byte. This occurs when TWI logic is in a defined state and the serial interrupt flag is set. Data in SSDAT remains stable as long as SSI is set. While data is being shifted out, data on the bus is simultaneously shifted in; SSDAT always contains the last Byte present on the bus.

SSADR may be loaded with the 7 - bit slave address (7 most significant bits) to which the controller will respond when programmed as a slave transmitter or receiver. The LSB is used to enable general call address (00h) recognition.

Figure 21-2 shows how a data transfer is accomplished on the TWI bus.

Figure 21-2. Complete Data Transfer on TWI Bus



The four operating modes are:

- Master transmitter
- Master receiver
- Slave transmitter
- Slave receiver

Data transfer in each mode of operation are shown in Figure 21-3 through Figure 21-6. These figures contain the following abbreviations:

- A Acknowledge bit (low level at SDA)
- \bar{A} Not acknowledge bit (high level on SDA)
- Data 8-bit data Byte
- S START condition
- P STOP condition
- MR Master Receive
- MT Master Transmit
- SLA Slave Address
- GCA General Call Address (00h)
- R Read bit (high level at SDA)
- W Write bit (low level at SDA)

In Figure 21-3 through Figure 21-6, circles are used to indicate when the serial interrupt flag is set. The numbers in the circles show the status code held in SSSTA. At these points, a service routine must be executed to continue or complete the serial transfer. These service routines are not critical since the serial transfer is suspended until the serial interrupt flag is cleared by software.

When the serial interrupt routine is entered, the status code in SSSTA is used to branch to the appropriate service routine. For each status code, the required software action and details of the following serial transfer are given in Table 21-2 through Table 21-6.

21.1.1 Bit Rate

The bit rate can be selected from seven predefined bit rates or from a programmable bit rate generator using the SSCR2, SSCR1, and SSCR0 control bits in SSCON (see Table 21-9). The predefined bit rates are derived from the peripheral clock (F_{PER}) issued from the Clock Controller block as detailed in section "Oscillator", page 13, while bit rate generator is based on timer 1 overflow output.

Table 21-1. Serial Clock Rates

SSCRx			Bit Frequency (kHz)			F _{PER} Divided By
2	1	0	F _{PER} = 6 MHz	F _{PER} = 8 MHz	F _{PER} = 10 MHz	
0	0	0	47	62.5	78.125	128
0	0	1	53.5	71.5	89.3	112
0	1	0	62.5	83	104.2 ⁽¹⁾	96
0	1	1	75	100	125 ⁽¹⁾	80
1	0	0	12.5	16.5	20.83	480
1	0	1	100	133.3 ⁽¹⁾	166.7 ⁽¹⁾	60
1	1	0	200 ⁽¹⁾	266.7 ⁽¹⁾	333.3 ⁽¹⁾	30
1	1	1	0.5 < · < 125 ⁽¹⁾	0.67 < · < 166.7 ⁽¹⁾	0.81 < · < 208.3 ⁽¹⁾	96 · (256 – reload value Timer 1)

Note: 1. These bit rates are outside of the low speed standard specification limited to 100 kHz but can be used with high speed TWI components limited to 400 kHz.

21.1.2 Master Transmitter Mode

In the master transmitter mode, a number of data Bytes are transmitted to a slave receiver (see Figure 21-3). Before the master transmitter mode can be entered, SSCR0 must be initialized as follows:

SSCR2	SSPE	SSSTA	SSSTO	SSI	SSAA	SSCR1	SSCR0
Bit Rate	1	0	0	0	X	Bit Rate	Bit Rate

SSCR2:0 define the serial bit rate (see Table 21-1). SSPE must be set to enable the controller. SSSTA, SSSTO and SSI must be cleared.

The master transmitter mode may now be entered by setting the SSSTA bit. The TWI logic will now monitor the TWI bus and generate a START condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SSI bit in SSCR0) is set, and the status code in SSSTA is 08h. This status must be used to vector to an interrupt routine that loads SSDAT with the slave address and the data direction bit (SLA+W). The serial interrupt flag (SSI) must then be cleared before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, SSI is set again and a number of status code in SSSTA are possible. There are 18h, 20h or 38h for the master mode and also 68h, 78h or B0h if the slave mode was enabled (SSAA = logic 1). The appropriate action to be taken for each of these status code is detailed in Table 21-2. This scheme is repeated until a STOP condition is transmitted.

SSPE and SSCR2:0 are not affected by the serial transfer and are not referred to in Table 21-2. After a repeated START condition (state 10h) the controller may switch to the master receiver mode by loading SSDAT with SLA+R.

21.1.3 Master Receiver Mode

In the master receiver mode, a number of data Bytes are received from a slave transmitter (see Figure 21-4). The transfer is initialized as in the master transmitter mode. When the START condition has been transmitted, the interrupt routine must load SSDAT with the 7 - bit slave address and the data direction bit (SLA+R). The serial interrupt flag (SSI) must then be cleared before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag is set again and a number of status code in SSSTA are possible. There are 40h, 48h or 38h for the master mode and also 68h, 78h or B0h if the slave mode was enabled (SSAA = logic 1). The appropriate action to be taken for each of these status code is detailed in Table 21-6. This scheme is repeated until a STOP condition is transmitted.

SSPE and SSCR2:0 are not affected by the serial transfer and are not referred to in Table 21-6. After a repeated START condition (state 10h) the controller may switch to the master transmitter mode by loading SSDAT with SLA+W.

21.1.4 Slave Receiver Mode

In the slave receiver mode, a number of data Bytes are received from a master transmitter (see Figure 21-5). To initiate the slave receiver mode, SSADR and SSCR2:0 must be loaded as follows:

SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSA0	SSGC
← Own Slave Address →							X

The upper 7 bits are the addresses to which the controller will respond when addressed by a master. If the LSB (SSGC) is set, the controller will respond to the general call address (00h); otherwise, it ignores the general call address.

SSCR2	SSPE	SSSTA	SSSTO	SSI	SSAA	SSCR1	SSCR0
X	1	0	0	0	1	X	X

SSCR2:0 have no effect in the slave mode. SSPE must be set to enable the controller. The SSAA bit must be set to enable the own slave address or the general call address acknowledgment. SSSTA, SSSTO and SSI must be cleared.

When SSADR and SSCR2:0 have been initialized, the controller waits until it is addressed by its own slave address followed by the data direction bit which must be logic 0 (W) for operating in the slave receiver mode. After its own slave address and the W bit has been received, the serial interrupt flag is set and a valid status code can be read from SSSTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status code is detailed in Table 21-6 and Table 21-6. The slave receiver mode may also be entered if arbitration is lost while the controller is in the master mode (see states 68h and 78h).

If the SSAA bit is reset during a transfer, the controller will return a not acknowledge (logic 1) to SDA after the next received data Byte. While SSAA is reset, the controller does not respond to its own slave address. However, the TWI bus is still monitored and address recognition may be resumed at any time by setting SSAA. This means that the SSAA bit may be used to temporarily isolate the controller from the TWI bus.

21.1.5 Slave Transmitter Mode

In the slave transmitter mode, a number of data Bytes are transmitted to a master receiver (see Figure 21-6). Data transfer is initialized as in the slave receiver mode. When SSADR and SSCR2:0 have been initialized, the controller waits until it is addressed by its own slave address followed by the data direction bit which must be logic 1 (R) for operating in the slave transmitter mode. After its own slave address and the R bit have been received, the serial interrupt flag is set and a valid status code can be read from SSSTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status code is detailed in Table 21-6. The slave transmitter mode may also be entered if arbitration is lost while the controller is in the master mode (see state B0h).

If the SSAA bit is reset during a transfer, the controller will transmit the last Byte of the transfer and enter state C0h or C8h. The controller is switched to the not addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all 1's as serial data. While SSAA is reset, the controller does not respond to its own slave address. However, the TWI bus is still monitored and address recognition may be resumed at any time by setting SSAA. This means that the SSAA bit may be used to temporarily isolate the controller from the TWI bus.

21.1.6 Miscellaneous States

There are 2 SSSTA codes that do not correspond to a defined TWI hardware state (see Table 21-7). These are discussed below.

Status F8h indicates that no relevant information is available because the serial interrupt flag is not yet set. This occurs between other states and when the controller is not involved in a serial transfer.

Status 00h indicates that a bus error has occurred during a serial transfer. A bus error is caused when a START or a STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address Byte, a data Byte, or an acknowledge bit. When a bus error occurs, SSI is set. To recover from a bus error, the SSSTO flag must be set and SSI must be cleared. This causes the controller to enter the not addressed slave mode and to clear the SSSTO flag (no other bits in S1CON are affected). The SDA and SCL lines are released and no STOP condition is transmitted.

Note: The TWI controller interfaces to the external TWI bus via 2 port 1 pins: P1.6/SCL (serial clock line) and P1.7/SDA (serial data line). To avoid low level asserting and conflict on these lines when the TWI controller is enabled, the output latches of P1.6 and P1.7 must be set to logic 1.

Figure 21-3. Format and States in the Master Transmitter Mode




Figure 21-4. Format and States in the Master Receiver Mode




Figure 21-5. Format and States in the Slave Receiver Mode

Reception of the own slave address and one or more data Bytes. All are acknowledged


Last data Byte received is not acknowledged

Arbitration lost as master and addressed as slave

Reception of the general call address and one or more data Bytes

Last data Byte received is not acknowledged

Arbitration lost as master and addressed as slave by general call



From master to slave
From slave to master

Data A
(nnh)

Any number of data Bytes and their associated acknowledge bits
This number (contained in SSSTA) corresponds to a defined state of the TWI bus

Figure 21-6. Format and States in the Slave Transmitter Mode




Table 21-2. Status for Master Transmitter Mode

Status Code SSSTA	Status of the TWI Bus and TWI Hardware	Application Software Response					Next Action Taken by TWI Hardware
		To/From SSDAT	To SSSCON				
			SSSTA	SSSTO	SSI	SSAA	
08h	A START condition has been transmitted	Write SLA+W	X	0	0	X	SLA+W will be transmitted.
10h	A repeated START condition has been transmitted	Write SLA+W	X	0	0	X	SLA+W will be transmitted.
		Write SLA+R	X	0	0	X	SLA+R will be transmitted. Logic will switch to master receiver mode
18h	SLA+W has been transmitted; ACK has been received	Write data Byte	0	0	0	X	Data Byte will be transmitted.
		No SSDAT action	1	0	0	X	Repeated START will be transmitted.
		No SSDAT action	0	1	0	X	STOP condition will be transmitted and SSSTO flag will be reset.
		No SSDAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted and SSSTO flag will be reset.
20h	SLA+W has been transmitted; NOT ACK has been received	Write data Byte	0	0	0	X	Data Byte will be transmitted.
		No SSDAT action	1	0	0	X	Repeated START will be transmitted.
		No SSDAT action	0	1	0	X	STOP condition will be transmitted and SSSTO flag will be reset.
		No SSDAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted and SSSTO flag will be reset.
28h	Data Byte has been transmitted; ACK has been received	Write data Byte	0	0	0	X	Data Byte will be transmitted.
		No SSDAT action	1	0	0	X	Repeated START will be transmitted.
		No SSDAT action	0	1	0	X	STOP condition will be transmitted and SSSTO flag will be reset.
		No SSDAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted and SSSTO flag will be reset.
30h	Data Byte has been transmitted; NOT ACK has been received	Write data Byte	0	0	0	X	Data Byte will be transmitted.
		No SSDAT action	1	0	0	X	Repeated START will be transmitted.
		No SSDAT action	0	1	0	X	STOP condition will be transmitted and SSSTO flag will be reset.
		No SSDAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted and SSSTO flag will be reset.
38h	Arbitration lost in SLA+W or data Bytes	No SSDAT action	0	0	0	X	TWI bus will be released and not addressed slave mode will be entered.
		No SSDAT action	1	0	0	X	A START condition will be transmitted when the bus becomes free.

Table 21-3. Status for Master Receiver Mode

Status Code SSSTA	Status of the TWI Bus and TWI Hardware	Application Software Response					Next Action Taken by TWI Hardware
		To/From SSDAT	To SSSCON				
			SSSTA	SSSTO	SSI	SSAA	
08h	A START condition has been transmitted	Write SLA+R	X	0	0	X	SLA+R will be transmitted.
10h	A repeated START condition has been transmitted	Write SLA+R	X	0	0	X	SLA+R will be transmitted.
		Write SLA+W	X	0	0	X	SLA+W will be transmitted. Logic will switch to master transmitter mode.
38h	Arbitration lost in SLA+R or NOT ACK bit	No SSDAT action	0	0	0	X	TWI bus will be released and not addressed slave mode will be entered.
		No SSDAT action	1	0	0	X	A START condition will be transmitted when the bus becomes free.
40h	SLA+R has been transmitted; ACK has been received	No SSDAT action	0	0	0	0	Data Byte will be received and NOT ACK will be returned.
		No SSDAT action	0	0	0	1	Data Byte will be received and ACK will be returned.
48h	SLA+R has been transmitted; NOT ACK has been received	No SSDAT action	1	0	0	X	Repeated START will be transmitted.
		No SSDAT action	0	1	0	X	STOP condition will be transmitted and SSSTO flag will be reset.
		No SSDAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted and SSSTO flag will be reset.
50h	Data Byte has been received; ACK has been returned	Read data Byte	0	0	0	0	Data Byte will be received and NOT ACK will be returned.
		Read data Byte	0	0	0	1	Data Byte will be received and ACK will be returned.
58h	Data Byte has been received; NOT ACK has been returned	Read data Byte	1	0	0	X	Repeated START will be transmitted.
		Read data Byte	0	1	0	X	STOP condition will be transmitted and SSSTO flag will be reset.
		Read data Byte	1	1	0	X	STOP condition followed by a START condition will be transmitted and SSSTO flag will be reset.

Table 21-4. Status for Slave Receiver Mode with Own Slave Address

Status Code SSSTA	Status of the TWI Bus and TWI Hardware	Application Software Response					Next Action Taken by TWI Hardware
		To/From SSDAT	To SSSCON				
			SSSTA	SSSTO	SSI	SSAA	
60h	Own SLA+W has been received; ACK has been returned	No SSDAT action	X	0	0	0	Data Byte will be received and NOT ACK will be returned.
		No SSDAT action	X	0	0	1	Data Byte will be received and ACK will be returned.
68h	Arbitration lost in SLA+R/W as master; own SLA+W has been received; ACK has been returned	No SSDAT action	X	0	0	0	Data Byte will be received and NOT ACK will be returned.
		No SSDAT action	X	0	0	1	Data Byte will be received and ACK will be returned.
80h	Previously addressed with own SLA+W; data has been received; ACK has been returned	Read data Byte	X	0	0	0	Data Byte will be received and NOT ACK will be returned.
		Read data Byte	X	0	0	1	Data Byte will be received and ACK will be returned.
88h	Previously addressed with own SLA+W; data has been received; NOT ACK has been returned	Read data Byte	0	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA.
		Read data Byte	0	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1.
		Read data Byte	1	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA. A START condition will be transmitted when the bus becomes free.
		Read data Byte	1	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1. A START condition will be transmitted when the bus becomes free.
A0h	A STOP condition or repeated START condition has been received while still addressed as slave	No SSDAT action	0	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA.
		No SSDAT action	0	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1.
		No SSDAT action	1	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA. A START condition will be transmitted when the bus becomes free.
		No SSDAT action	1	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1. A START condition will be transmitted when the bus becomes free.

Table 21-5. Status for Slave Receiver Mode with General Call Address

Status Code SSSTA	Status of the TWI Bus and TWI Hardware	Application Software Response					Next Action Taken by TWI Hardware
		To/From SSDAT	To SSSCON				
			SSSTA	SSSTO	SSI	SSAA	
70h	General call address has been received; ACK has been returned	No SSDAT action	X	0	0	0	Data Byte will be received and NOT ACK will be returned.
		No SSDAT action	X	0	0	1	Data Byte will be received and ACK will be returned.
78h	Arbitration lost in SLA+R/W as master; general call address has been received; ACK has been returned	No SSDAT action	X	0	0	0	Data Byte will be received and NOT ACK will be returned.
		No SSDAT action	X	0	0	1	Data Byte will be received and ACK will be returned.
90h	Previously addressed with general call; data has been received; ACK has been returned	Read data Byte	X	0	0	0	Data Byte will be received and NOT ACK will be returned.
		Read data Byte	X	0	0	1	Data Byte will be received and ACK will be returned.
98h	Previously addressed with general call; data has been received; NOT ACK has been returned	Read data Byte	0	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA.
		Read data Byte	0	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1.
		Read data Byte	1	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA. A START condition will be transmitted when the bus becomes free.
		Read data Byte	1	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1. A START condition will be transmitted when the bus becomes free.
A0h	A STOP condition or repeated START condition has been received while still addressed as slave	No SSDAT action	0	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA.
		No SSDAT action	0	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1.
		No SSDAT action	1	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA. A START condition will be transmitted when the bus becomes free.
		No SSDAT action	1	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1. A START condition will be transmitted when the bus becomes free.

Table 21-6. Status for Slave Transmitter Mode

Status Code SSSTA	Status of the TWI Bus and TWI Hardware	Application Software Response					Next Action Taken by TWI Hardware
		To/From SSDAT	To SSSCON				
			SSSTA	SSSTO	SSI	SSAA	
A8h	Own SLA+R has been received; ACK has been returned	Write data Byte	X	0	0	0	Last data Byte will be transmitted.
		Write data Byte	X	0	0	1	Data Byte will be transmitted.
B0h	Arbitration lost in SLA+R/W as master; own SLA+R has been received; ACK has been returned	Write data Byte	X	0	0	0	Last data Byte will be transmitted.
		Write data Byte	X	0	0	1	Data Byte will be transmitted.
B8h	Data Byte in SSDAT has been transmitted; ACK has been received	Write data Byte	X	0	0	0	Last data Byte will be transmitted.
		Write data Byte	X	0	0	1	Data Byte will be transmitted.
C0h	Data Byte in SSDAT has been transmitted; NOT ACK has been received	No SSDAT action	0	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA.
		No SSDAT action	0	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1.
		No SSDAT action	1	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA. A START condition will be transmitted when the bus becomes free.
		No SSDAT action	1	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1. A START condition will be transmitted when the bus becomes free.
C8h	Last data Byte in SSDAT has been transmitted (SSAA= 0); ACK has been received	No SSDAT action	0	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA.
		No SSDAT action	0	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1.
		No SSDAT action	1	0	0	0	Switched to the not addressed slave mode; no recognition of own SLA or GCA. A START condition will be transmitted when the bus becomes free.
		No SSDAT action	1	0	0	1	Switched to the not addressed slave mode; own SLA will be recognized; GCA will be recognized if SSGC = logic 1. A START condition will be transmitted when the bus becomes free.

Table 21-7. Status for Miscellaneous States

Status Code SSSTA	Status of the TWI Bus and TWI Hardware	Application Software Response					Next Action Taken by TWI Hardware
		To/From SSDAT	To SSSCON				
			SSSTA	SSSTO	SSI	SSAA	
F8h	No relevant state information available; SSI = 0	No SSDAT action	No SSSCON action				Wait or proceed current transfer.
00h	Bus error due to an illegal START or STOP condition	No SSDAT action	0	1	0	X	Only the internal hardware is affected, no STOP condition is sent on the bus. In all cases, the bus is released and SSSTO is reset.

21.2 Registers

Table 21-8. AUXCON Register
AUXCON (S:90h) – Auxiliary Control Register

7	6	5	4	3	2	1	0
SDA	SCL	-	AUDCDOUT	AUDCDIN	AUDCLK	AUDCCS	KIN0
Bit Number	Bit Mnemonic	Description					
7	SDA	TWI Serial Data SDA is the bidirectional Two Wire data line.					
6	SCL	TWI Serial Clock When TWI controller is in master mode, SCL outputs the serial clock to the slave peripherals. When TWI controller is in slave mode, SCL receives clock from the master controller.					
5:1		Audio DAC Control Refer to Audio DAC interface section					
0	KIN0	Keyboard Input Line					

Reset Value = 1111 1111b

Table 21-9. SSCR Register
SSCON (S:93h) – Synchronous Serial Control Register

7	6	5	4	3	2	1	0
SSCR2	SSPE	SSSTA	SSSTO	SSI	SSAA	SSCR1	SSCR0
Bit Number	Bit Mnemonic	Description					
7	SSCR2	Synchronous Serial Control Rate Bit 2 Refer to Table 21-1 for rate description.					
6	SSPE	Synchronous Serial Peripheral Enable Bit Set to enable the controller. Clear to disable the controller.					
5	SSSTA	Synchronous Serial Start Flag Set to send a START condition on the bus. Clear not to send a START condition on the bus.					
4	SSSTO	Synchronous Serial Stop Flag Set to send a STOP condition on the bus. Clear not to send a STOP condition on the bus.					
3	SSI	Synchronous Serial Interrupt Flag Set by hardware when a serial interrupt is requested. Must be cleared by software to acknowledge interrupt.					
2	SSAA	Synchronous Serial Assert Acknowledge Flag Set to enable slave modes. Slave modes are entered when SLA or GCA (if SSGC set) is recognized. Clear to disable slave modes. <u>Master Receiver Mode in progress</u> Clear to force a not acknowledge (high level on SDA). Set to force an acknowledge (low level on SDA). <u>Master Transmitter Mode in progress</u> This bit has no specific effect when in master transmitter mode. <u>Slave Receiver Mode in progress</u> Clear to force a not acknowledge (high level on SDA). Set to force an acknowledge (low level on SDA). <u>Slave Transmitter Mode in progress</u> Clear to isolate slave from the bus after last data Byte transmission. Set to enable slave mode.					
1	SSCR1	Synchronous Serial Control Rate Bit 1 Refer to Table 21-1 for rate description.					
0	SSCR0	Synchronous Serial Control Rate Bit 0 Refer to Table 21-1 for rate description.					

Reset Value = 0000 0000b

Table 21-10. SSSTA Register

SSSTA (S:94h) – Synchronous Serial Status Register

7	6	5	4	3	2	1	0
SSC4	SSC3	SSC2	SSC1	SSC0	0	0	0

Bit Number	Bit Mnemonic	Description
7:3	SSC4:0	Synchronous Serial Status Code Bits 0 to 4 Refer to Table 21-2 to Table 21-6 for status description.
2:0	0	Always 0.

Reset Value = F8h

Table 21-11. SSDAT Register

SSDAT (S:95h) – Synchronous Serial Data Register

7	6	5	4	3	2	1	0
SSD7	SSD6	SSD5	SSD4	SSD3	SSD2	SSD1	SSD0

Bit Number	Bit Mnemonic	Description
7:1	SSD7:1	Synchronous Serial Address bits 7 to 1 or Synchronous Serial Data Bits 7 to 1
0	SSD0	Synchronous Serial Address bit 0 (R/W) or Synchronous Serial Data Bit 0

Reset Value = 1111 1111b

Table 21-12. SSADR Register

SSADR (S:96h) – Synchronous Serial Address Register

7	6	5	4	3	2	1	0
SSA7	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSGC

Bit Number	Bit Mnemonic	Description
7:1	SSA7:1	Synchronous Serial Slave Address Bits 7 to 1
0	SSGC	Synchronous Serial General Call Bit Set to enable the general call address recognition. Clear to disable the general call address recognition.

Reset Value = 1111 1110b



22. Analog to Digital Converter

The AT8XSND2CMP3B implement a 2-channel 10-bit (8 true bits) analog to digital converter (ADC). First channel of this ADC can be used for battery monitoring while the second one can be used for voice sampling at 8 kHz.

The AT8xC51SND2C does not include the A/D converter.

22.1 Description

The A/D converter interfaces with the C51 core through four special function registers: ADCON, the ADC control register (see Table 3); ADDH and ADDL, the ADC data registers (see Table 5 and Table 6); and ADCLK, the ADC clock register (see Table 4).

As shown in Figure 22-1, the ADC is composed of a 10-bit cascaded potentiometric digital to analog converter, connected to the negative input of a comparator. The output voltage of this DAC is compared to the analog voltage stored in the Sample and Hold and coming from AIN0 or AIN1 input depending on the channel selected (see Table 2). The 10-bit ADDAT converted value (see formula in Figure 22-1) is delivered in ADDH and ADDL registers, ADDH is giving the 8 most significant bits while ADDL is giving the 2 least significant bits.

Figure 22-1. ADC Structure





Figure 22-2 shows the timing diagram of a complete conversion. For simplicity, the figure depicts the waveforms in idealized form and do not provide precise timing information. For ADC characteristics and timing parameters refer to the section “AC Characteristics”.


Figure 22-2. Timing Diagram



22.1.1 Clock Generator

The ADC clock is generated by division of the peripheral clock (see details in section “X2 Feature”, page 14). The division factor is then given by ADCP4:0 bits in ADCLK register. Figure 22-3 shows the ADC clock generator and its calculation formula⁽¹⁾.

Figure 22-3. ADC Clock Generator and Symbol Caution:



- Note:
1. In all cases, the ADC clock frequency may be higher than the maximum F_{ADCLK} parameter reported in the section “Analog to Digital Converter”, page 202.
 2. The ADCD value of 0 is equivalent to an ADCD value of 32.

22.1.2 Channel Selection

The channel on which conversion is performed is selected by the ADCS bit in ADCON register according to Table 2.

Table 2. ADC Channel Selection

ADCS	Channel
0	AIN1
1	AIN0

22.1.3 Conversion Precision

The 10-bit precision conversion is achieved by stopping the CPU core activity during conversion for limiting the digital noise induced by the core. This mode called the Pseudo-Idle mode^{(1),(2)} is enabled by setting the ADIDL bit in ADCON register⁽³⁾. Thus, when conversion is launched (see Section “Conversion Launching”, page 201), the CPU core is stopped until the end of the con-


version (see Section "End Of Conversion", page 201). This bit is cleared by hardware at the end of the conversion.

- Notes:
1. Only the CPU activity is frozen, peripherals are not affected by the Pseudo-Idle mode.
 2. If some interrupts occur during the Pseudo-Idle mode, they will be delayed and processed, according to their priority after the end of the conversion.
 3. Concurrently with ADSST bit.

22.1.4 Configuration

The ADC configuration consists in programming the ADC clock as detailed in the Section "Clock Generator", page 200. The ADC is enabled using the ADEN bit in ADCON register. As shown in Figure 93, user must wait the setup time (T_{SETUP}) before launching any conversion.


Figure 22-4. ADC Configuration Flow



22.1.5 Conversion Launching

The conversion is launched by setting the ADSST bit in ADCON register, this bit remains set during the conversion. As soon as the conversion is started, it takes 11 clock periods (T_{CONV}) before the data is available in ADDH and ADDL registers.

Figure 22-5. ADC Conversion Launching Flow



22.1.6 End Of Conversion

The end of conversion is signalled by the ADEOC flag in ADCON register becoming set or by the ADSST bit in ADCON register becoming cleared. ADEOC flag can generate an interrupt if

enabled by setting EADC bit in IEN1 register. This flag is set by hardware and must be reset by software.

22.2 Registers

Table 3. ADCON Register

ADCON (S:F3h) – ADC Control Register

7	6	5	4	3	2	1	0
-	ADIDL	ADEN	ADEOC	ADSST	-	-	ADCS
Bit Number	Bit Mnemonic	Description					
7	-	Reserved The value read from this bit is always 0. Do not set this bit.					
6	ADIDL	ADC Pseudo-Idle Mode Set to suspend the CPU core activity (pseudo-idle mode) during conversion. Clear by hardware at the end of conversion.					
5	ADEN	ADC Enable Bit Set to enable the A to D converter. Clear to disable the A to D converter and put it in low power stand by mode.					
4	ADEOC	End Of Conversion Flag Set by hardware when ADC result is ready to be read. This flag can generate an interrupt. Must be cleared by software.					
3	ADSST	Start and Status Bit Set to start an A to D conversion on the selected channel. Cleared by hardware at the end of conversion.					
2 - 1	-	Reserved The value read from these bits is always 0. Do not set these bits.					
0	ADCS	Channel Selection Bit Set to select channel 0 for conversion. Clear to select channel 1 for conversion.					

Reset Value = 0000 0000b

Table 4. ADCLK Register

ADCLK (S:F2h) – ADC Clock Divider Register

7	6	5	4	3	2	1	0
-	-	-	ADCD4	ADCD3	ADCD2	ADCD1	ADCD0
Bit Number	Bit Mnemonic	Description					
7 - 5	-	Reserved The value read from these bits is always 0. Do not set these bits.					
4 - 0	ADCD4:0	ADC Clock Divider 5-bit divider for ADC clock generation.					

Reset Value = 0000 0000b

Table 5. ADDH Register

ADDH (S:F5h Read Only) – ADC Data High Byte Register

7	6	5	4	3	2	1	0
ADAT9	ADAT8	ADAT7	ADAT6	ADAT5	ADAT4	ADAT3	ADAT2
Bit Number	Bit Mnemonic	Description					
7 - 0	ADAT9:2	ADC Data 8 Most Significant Bits of the 10-bit ADC data.					

Reset Value = 0000 0000b

Table 6. ADDL Register

ADDL (S:F4h Read Only) – ADC Data Low Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	ADAT1	ADAT0
Bit Number	Bit Mnemonic	Description					
7 - 2	-	Reserved The value read from these bits is always 0. Do not set these bits.					
1 - 0	ADAT1:0	ADC Data 2 Least Significant Bits of the 10-bit ADC data.					

Reset Value = 0000 0000b

23. Keyboard Interface

The AT8xC51SND2C implement a keyboard interface allowing the connection of a keypad. It is based on one input with programmable interrupt capability on both high or low level. This input allows exit from idle and power down modes.

23.1 Description

The keyboard interfaces with the C51 core through 2 special function registers: KBCON, the keyboard control register (see Table 23-2); and KBSTA, the keyboard control and status register (see Table 23-3).

An interrupt enable bit (EKB in IEN1 register) allows global enable or disable of the keyboard interrupt (see Figure 23-1). As detailed in Figure 23-2 this keyboard input has the capability to detect a programmable level according to KINL0 bit value in KBCON register. Level detection is then reported in interrupt flag KINF0 in KBSTA register.

A keyboard interrupt is requested each time this flag is set. This flag can be masked by software using KINM0 bits in KBCON register and is cleared by reading KBSTA register.

Figure 23-1. Keyboard Interface Block Diagram





Figure 23-2. Keyboard Input Circuitry



23.1.1 Power Reduction Mode

KIN0 inputs allow exit from idle and power-down modes as detailed in section “Power Management”, page 47. To enable this feature, KPDE bit in KBSTA register must be set to logic 1.

Due to the asynchronous keypad detection in power down mode (all clocks are stopped), exit may happen on parasitic key press. In this case, no key is detected and software must enter power down again.

23.2 Registers

Table 23-1. AUXCON Register
AUXCON (S:90h) – Auxiliary Control Register

7	6	5	4	3	2	1	0
SDA	SCL	-	AUDCDOUT	AUDCDIN	AUDCCLK	AUDCCS	KIN0
Bit Number	Bit Mnemonic	Description					
7:6		TWI Lines Refer to TWI section.					
5:1		Audio DAC Control Refer to Audio DAC section.					
0	KIN0	Keyboard Input Interrupt.					

Reset Value = 1111 1111b

Table 23-2. KBCON Register
KBCON (S:A3h) – Keyboard Control Register

7	6	5	4	3	2	1	0
-	-	-	KINL0	-	-	-	KINM0
Bit Number	Bit Mnemonic	Description					
7 - 5	-	Reserved Do not set these bits.					
4	KINL0	Keyboard Input Level Bit Set to enable a high level detection on the respective KIN0 input. Clear to enable a low level detection on the respective KIN0 input.					
3 - 1	-	Reserved Do not reset these bits.					
0	KINM0	Keyboard Input Mask Bit Set to prevent the KINF0 flag from generating a keyboard interrupt. Clear to allow the KINF0 flag to generate a keyboard interrupt.					

Reset Value = 0000 1111b

Table 23-3. KBSTA Register

KBSTA (S:A4h) – Keyboard Control and Status Register

7	6	5	4	3	2	1	0
KPDE	-	-	-	-	-	-	KINFO

Bit Number	Bit Mnemonic	Description
7	KPDE	Keyboard Power Down Enable Bit Set to enable exit of power down mode by the keyboard interrupt. Clear to disable exit of power down mode by the keyboard interrupt.
6 - 1	-	Reserved The value read from these bits is always 0. Do not set these bits.
0	KINFO	Keyboard Input Interrupt Flag Set by hardware when the KINO input detects a programmed level. Cleared when reading KBSTA.

Reset Value = 0000 0000b

24. Electrical Characteristics

24.1 Absolute Maximum Rating

Storage Temperature	-65 to +150°C	*NOTICE: Stressing the device beyond the “Absolute Maximum Ratings” may cause permanent damage. These are stress ratings only. Operation beyond the “operating conditions” is not recommended and extended exposure beyond the “Operating Conditions” may affect device reliability.
Voltage on any other Pin to V_{SS}	-0.3 to +4.0 V	
I_{OL} per I/O Pin	5 mA	
Power Dissipation	1 W	
Operating Conditions		
Ambient Temperature Under Bias.....	-40 to +85°C	
V_{DD}	2.7 to 3.3V	

24.2 DC Characteristics

24.2.1 Digital Logic

Table 24-1. Digital DC Characteristics
 $V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Units	Test Conditions
V_{IL}	Input Low Voltage	-0.5		$0.2 \cdot V_{DD} - 0.1$	V	
$V_{IH1}^{(2)}$	Input High Voltage (except RST, X1)	$0.2 \cdot V_{DD} + 1.1$		V_{DD}	V	
V_{IH2}	Input High Voltage (RST, X1)	$0.7 \cdot V_{DD}$		$V_{DD} + 0.5$	V	
V_{OL1}	Output Low Voltage (except P0, ALE, MCMD, MDAT, MCLK, SCLK, DCLK, DSEL, DOUT)			0.45	V	$I_{OL} = 1.6$ mA
V_{OL2}	Output Low Voltage (P0, ALE, MCMD, MDAT, MCLK, SCLK, DCLK, DSEL, DOUT)			0.45	V	$I_{OL} = 3.2$ mA
V_{OH1}	Output High Voltage (P1, P2, P3, P4 and P5)	$V_{DD} - 0.7$			V	$I_{OH} = -30$ μA
V_{OH2}	Output High Voltage (P0, P2 address mode, ALE, MCMD, MDAT, MCLK, SCLK, DCLK, DSEL, DOUT, D+, D-)	$V_{DD} - 0.7$			V	$I_{OH} = -3.2$ mA
I_{IL}	Logical 0 Input Current (P1, P2, P3, P4 and P5)			-50	μA	$V_{IN} = 0.45$ V
I_{LI}	Input Leakage Current (P0, ALE, MCMD, MDAT, MCLK, SCLK, DCLK, DSEL, DOUT)			10	μA	$0.45 < V_{IN} < V_{DD}$
I_{TL}	Logical 1 to 0 Transition Current (P1, P2, P3, P4 and P5)			-650	μA	$V_{IN} = 2.0$ V
R_{RST}	Pull-Down Resistor	50	90	200	k Ω	
C_{IO}	Pin Capacitance		10		pF	$T_A = 25^\circ\text{C}$
V_{RET}	V_{DD} Data Retention Limit			1.8	V	

Table 24-1. Digital DC Characteristics
 $V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Units	Test Conditions
I_{DD}	AT89C51SND2C Operating Current		(3)	X1 / X2 mode 7/ 11.5 9/ 14.5 10.5 / 18	mA	$V_{DD} < 3.3$ V 12 MHz 16 MHz 20 MHz
	AT83SND2C Operating Current			X1 / X2 mode 7/ 11.5 9/ 14.5 10.5 / 18	mA	$V_{DD} < 3.3$ V 12 MHz 16 MHz 20 MHz
I_{DL}	AT89C51SND2C Idle Mode Current		(3)	X1 / X2 mode 6.3 / 9.1 7.4 / 11.3 8.5 / 14	mA	$V_{DD} < 3.3$ V 12 MHz 16 MHz 20 MHz
	AT83SND2C Idle Mode Current			X1 / X2 mode 6.3 / 9.1 7.4 / 11.3 8.5 / 14	mA	$V_{DD} < 3.3$ V 12 MHz 16 MHz 20 MHz
I_{PD}	AT89C51SND2C Power-Down Mode Current		20	500	μA	$V_{RET} < V_{DD} < 3.3$ V
	AT83SND2C Power-Down Mode Current		20	500	μA	$V_{RET} < V_{DD} < 3.3$ V
I_{FP}	AT89C51SND2C Flash Programming Current			+15	mA	$V_{DD} < 3.3$ V

- Notes: 1. Typical values are obtained using $V_{DD} = 3$ V and $T_A = 25^\circ\text{C}$. They are not tested and there is no guarantee on these values.
2. Flash retention is guaranteed with the same formula for V_{DD} min down to 0V.
3. See Table 24-2 for typical consumption in player mode.

Table 24-2. Typical Reference Design AT89C51SND2C Power Consumption

Player Mode	I_{DD}	Test Conditions
Stop	10 mA	AT89C51SND2C at 16 MHz, X2 mode, $V_{DD} = 3$ V No song playing. This consumption does not include AUDVBAT current.
Playing	37 mA	AT89C51SND2C at 16 MHz, X2 mode, $V_{DD} = 3$ V MP3 Song with $F_s = 44.1$ KHz, at any bit rates (Variable Bit Rate) This consumption does not include AUDVBAT current.

24.2.1.1 I_{DD} , I_{DL} and I_{PD} Test Conditions

Figure 24-1. I_{DD} Test Condition, Active Mode




Figure 24-2. I_{DL} Test Condition, Idle Mode






Figure 24-3. I_{PD} Test Condition, Power-Down Mode



24.2.2 Oscillator & Crystal

24.2.2.1 Schematic

Figure 24-4. Crystal Connection



Note: For operation with most standard crystals, no external components are needed on X1 and X2. It may be necessary to add external capacitors on X1 and X2 to ground in special cases (max 10 pF). X1 and X2 may not be used to drive other circuits.

24.2.2.2 Parameters

Table 24-3. Oscillator & Crystal Characteristics


$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Min	Typ	Max	Unit
C_{X1}	Internal Capacitance (X1 - VSS)		10		pF
C_{X2}	Internal Capacitance (X2 - VSS)		10		pF
C_L	Equivalent Load Capacitance (X1 - X2)		5		pF
DL	Drive Level			50	μW
F	Crystal Frequency			20	MHz
RS	Crystal Series Resistance			40	Ω
CS	Crystal Shunt Capacitance			6	pF

24.2.3 Phase Lock Loop

24.2.3.1 Schematic

Figure 24-5. PLL Filter Connection



24.2.3.2 Parameters

Table 24-4. PLL Filter Characteristics


$V_{DD} = 2.7 \text{ to } 3.3 \text{ V}$, $T_A = -40 \text{ to } +85^\circ\text{C}$

Symbol	Parameter	Min	Typ	Max	Unit
R	Filter Resistor		100		Ω
C1	Filter Capacitance 1		10		nF
C2	Filter Capacitance 2		2.2		nF

24.2.4 USB Connection

24.2.4.1 Schematic

Figure 24-6. USB Connection



24.2.4.2 Parameters

Table 24-5. USB Termination Characteristics

$V_{DD} = 3 \text{ to } 3.3 \text{ V}$, $T_A = -40 \text{ to } +85^\circ\text{C}$

Symbol	Parameter	Min	Typ	Max	Unit
R _{USB}	USB Termination Resistor		27		Ω
R _{FS}	USB Full Speed Resistor		1.5		K Ω

24.2.5 DAC and PA

24.2.6 Electrical Specifications

24.2.6.1 PA

AUDVBAT = 3.6V, $T_A = 25^\circ\text{C}$ unless otherwise noted.

High power mode, 100nF capacitor connected between CBP and AUDVSS, 470nF input capacitors, Load = 8 ohms.

Figure 24-7. PA Specification

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
AUDVBA T	Supply Voltage		3.2	-	5.5	V
I _{DD}	Quiescent Current	Inputs shorted, no load	-	6	8	mA
I _{DDstby}	Standby Current	Capacitance	-	-	2	μA
V _{CBP}	DC Reference		-	AUDVBA T/2	-	V

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VOS	Output differential offset	full gain	-20	0	20	mV
Z _{IN}	Input impedance	Active state	12K	20k	30k	W
Z _{LFP}	Output load	Full Power mode	6	8	32	W
Z _{LLP}	Output load	Low-Power mode	100	150	300	W
C _L	Capacitive load		-	-	100	pF
PSRR	Power supply rejection ratio	200 – 2kHz Differential output	-	60	-	dB
BW	Output Frequency bandwidth	1KHz reference frequency 3dB attenuation. 470nF input coupling capacitors	50	-	20000	Hz
t _{UP}	Output setup time	Off to on mode. Voltage already settled. Input capacitors precharged	-	-	10	ms
V _N	Output noise	Max gain, A weighted	-	120	500	μV _{RMS}
THD _{HP}	Output distortion	High power mode, V _{DD} = 3.2V, 1KHz, P _{out} =100mW, gain=0dB	-	50	-	dB
THD _{LP}	Output distortion	Low power mode, V _{DD} = 3.2V , 1KHz, V _{out} = 100mVpp, Max gain, load 8 ohms in serie with 200 ohms	-	1	-	%
G _{ACC}	Overall Gain accuracy		-2	0	2	dB
G _{STEP}	Gain Step Accuracy		-0.7	0	0.7	dB

Figure 24-8. Maximum Dissipated Power Versus Power Supply





Figure 24-9. Dissipated Power vs Output Power, AUDVBAT = 3.2V



24.2.6.2 DAC

AUDVDD, HSVDD = 2.8 V, Ta=25°C, typical case, unless otherwise noted

All noise and distortion specifications are measured in the 20 Hz to 0.425xfs and A-weighted filtered.

Full Scale levels scale proportionally with the analog supply voltage.

Table 24-6. Audio DAC Specification

OVERALL	MIN	TYP	MAX	UNITS
Operating Temperature	-40	+25	+125	°C
Analog Supply Voltage (AUDVDD, HSVDD)	2.7	2.8	3.3	V
Digital Supply Voltage (VDD)	2.4	2.8	3.3	V
Audio Amplifier Supply (AUDVBAT)	3.2	-	5.5	V
DIGITAL INPUTS/OUTPUTS				
Resolution	20			Bits
Logic Family	CMOS			
Logic Coding	2's Complement			
ANALOG PERFORMANCE – DAC to Line-out/Headphone Output				
Output level for full scale input (for AUDVDD, HSVDD = 2.8 V)		1.65		Vpp
Output common mode voltage		0.5x HSVDD		V
Output load resistance (on HSL, HSR)				
- Headphone load	16	32		Ohm
- Line load		10		kOhm

Table 24-6. Audio DAC Specification (Continued)

OVERALL	MIN	TYP	MAX	UNITS
Output load capacitance (on HSL, HSR) - Headphone load - Line load		30 30	1000 150	pF pF
Signal to Noise Ratio (-1dBFS @ 1kHz input and 0dB Gain) - Line and Headphone loads	87	92		dB
Total Harmonic Distortion (-1dBFS @ 1kHz input and 0dB Gain) - Line Load - Headphone Load - Headphone Load (16 Ohm)		-80 -65 -40	-76 -60	dB dB dB
Dynamic Range (measured with -60 dBFS @ 1kHz input, extrapolated to full-scale) - Line Load - Headphone Load	88 70	93 74		dB dB
Interchannel mismatch		0.1	1	dB
Left-channel to right-channel crosstalk (@ 1kHz)		-90	-80	dB
Output Power Level Control Range	-6	-	6	dB
Output Power Level Control Step		3		dB
PSRR - 1kHz - 20kHz		55 50		dB dB
Maximum output slope at power up (100 to 220F coupling capacitor)			3	V/s
ANALOG PERFORMANCE – Line-in/Microphone Input to Line-out/Headphone Output				
Input level for full scale output - 0dBFS Level @ AUDVDD, HSVDD = 2.8 V and 0 dB gain @ AUDVDD, HSVDD = 2.8 V and 20 dB gain		1.65 583 0.165 58.3		Vpp mVrms Vpp mVrms
Input common mode voltage		0.5x AUDVDD		V
Input impedance	7	10		kOhm
Signal to Noise Ratio -1 dBFS @ 1kHz input and 0 dB gain -21 dBFS @ 1kHz input and 20 dB gain	81	85 71		dB
Dynamic Range (extrapolated to full scale level) -60 dBFS @ 1kHz input and 0 dB gain -60 dBFS @ 1kHz input and 20 dB gain	82	86 72		dB
Total Harmonic Distortion -1dBFS @ 1kHz input and 0 dB gain -1dBFS @ 1kHz input and 20 dB gain		-80 -75	-76 -68	dB
Interchannel mismatch		0.1	1	dB

Table 24-6. Audio DAC Specification (Continued)

OVERALL	MIN	TYP	MAX	UNITS
Left-channel to right-channel crosstalk (@ 1kHz)		-90	-80	dB
ANALOG PERFORMANCE – Differential mono input amplifier				
Differential input level for full scale output - 0dBFS Level @ AUDVDD, HSVDD = 2.8 V and 0 dB gain		1.65 583		Vppdif mVrms
Input common mode voltage		0.5x AUDVDD		V
Input impedance	7	10		kOhm
Signal to Noise Ratio (-1 dBFS @ 1kHz input and 0 dB gain)	76	80		dB
Total Harmonic Distortion (-1dBFS @ 1kHz input and 0 dB gain)		-85	-81	dB
ANALOG PERFORMANCE – PA Driver				
Differential output level for full scale input (for AUDVDD, HSVDD = 3 V)		3.3		Vppdif
Output common mode voltage		0.5x HSVDD		V
Output load		10	30	kOhm pF
Signal to Noise Ratio (-1dBFS @ 1kHz input and 0dB Gain)	76	80		dB
Total Harmonic Distortion (-1dBFS @ 1kHz input and 0dB Gain)		-75	-71	dB
MASTER CLOCK				
Master clock Maximum Long Term Jitter			1.5	ns _{pp}
DIGITAL FILTER PERFORMANCE				
Frequency response (10 Hz to 20 kHz)		+/- 0.1		dB
Deviation from linear phase (10 Hz to 20 kHz)		+/- 0.1		deg
Passband 0.1 dB corner		0.4535		Fs
Stopband	0.5465			Fs
Stopband Attenuation	65			dB
DE-EMPHASIS FILTER PERFORMANCE (for 44.1kHz Fs)				
	Frequency	Gain	Margin	
Pass band	0Hz to 3180Hz	-1dB	1dB	
Transition band	3180Hz to 10600Hz	Logarithm decay	1dB	
Stop Band	10600Hz to 20kHz	-10.45dB	1dB	
Power Performance				
Current consumption from Audio Analog supply AVDD, HSVDD in power on		9.5		mA
Current consumption from Audio Analog supply AVDD, HSVDD in power down			10	μA
Power on Settling Time - From full Power Down to Full Power Up (AUDVREF and AUDVCM decoupling capacitors charge) - Linein amplifier (Line-in coupling capacitors charge) - Driver amplifier (out driver DC blocking capacitors charge)		500 50 500		ms ms ms

24.2.7 Digital Filters Transfer Function

Figure 24-10. Channel Filter





Figure 24-11. De-emphasis Filter



24.2.7.1 Audio DAC and PA Connection

Figure 24-12. DAC and PA Connection





Table 24-7. DAC and PA Characteristics

Symbol	Parameter	Typ	Unit
C1	Capacitance	470	nF
C3	Capacitance	470	nF
C4	Capacitance	470	nF
C5	Capacitance	100	μF
C6	Capacitance	100	μF
C7	Capacitance	100	nF
C8	Capacitance	470	nF
C9	Capacitance	100n	μF
C10	Capacitance	10	μF
C11	Capacitance	10	μF
C12	Capacitance	470	nF
C15	Capacitance	470	nF
C16	Capacitance	22	μF
C17	Capacitance	100	nF
C18	Capacitance	100	nF
C19	Capacitance	100	nF
R1	Resistor	200	Ω

24.2.8 In System Programming

24.2.8.1 Schematic

Figure 24-13. ISP Pull-Down Connection



24.2.8.2 Parameters

Table 24-8. ISP Pull-Down Characteristics

$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Min	Typ	Max	Unit
R_{ISP}	ISP Pull-Down Resistor		2.2		KΩ

24.3 AC Characteristics

24.3.1 External Program Bus Cycles

24.3.1.1 Definition of Symbols

Table 24-9. External Program Bus Cycles Timing Symbol Definitions

Signals		Conditions	
A	Address	H	High
I	Instruction In	L	Low
L	ALE	V	Valid
P	$\overline{\text{PSEN}}$	X	No Longer Valid
		Z	Floating

24.3.1.2 Timings

Test conditions: capacitive load on all pins= 50 pF.


Table 24-10. External Program Bus Cycle - Read AC Timings

$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Variable Clock Standard Mode		Variable Clock X2 Mode		Unit
		Min	Max	Min	Max	
T_{CLCL}	Clock Period	50		50		ns
T_{LHLL}	ALE Pulse Width	$2 \cdot T_{CLCL} - 15$		$T_{CLCL} - 15$		ns
T_{AVLL}	Address Valid to ALE Low	$T_{CLCL} - 20$		$0.5 \cdot T_{CLCL} - 20$		ns
T_{LLAX}	Address hold after ALE Low	$T_{CLCL} - 20$		$0.5 \cdot T_{CLCL} - 20$		ns
T_{LLIV}	ALE Low to Valid Instruction	$4 \cdot T_{CLCL} - 35$		$2 \cdot T_{CLCL} - 35$		ns
T_{PLPH}	$\overline{\text{PSEN}}$ Pulse Width	$3 \cdot T_{CLCL} - 25$		$1.5 \cdot T_{CLCL} - 25$		ns
T_{PLIV}	$\overline{\text{PSEN}}$ Low to Valid Instruction		$3 \cdot T_{CLCL} - 35$		$1.5 \cdot T_{CLCL} - 35$	ns
T_{PXIX}	Instruction Hold After $\overline{\text{PSEN}}$ High	0		0		ns
T_{PXIZ}	Instruction Float After $\overline{\text{PSEN}}$ High		$T_{CLCL} - 10$		$0.5 \cdot T_{CLCL} - 10$	ns
T_{AVIV}	Address Valid to Valid Instruction		$5 \cdot T_{CLCL} - 35$		$2.5 \cdot T_{CLCL} - 35$	ns
T_{PLAZ}	$\overline{\text{PSEN}}$ Low to Address Float		10		10	ns

24.3.1.3 Waveforms

Figure 24-14. External Program Bus Cycle - Read Waveforms



24.3.2 External Data 8-bit Bus Cycles

24.3.2.1 Definition of Symbols

Table 24-11. External Data 8-bit Bus Cycles Timing Symbol Definitions

Signals		Conditions	
A	Address	H	High
D	Data In	L	Low
L	ALE	V	Valid
Q	Data Out	X	No Longer Valid
R	\overline{RD}	Z	Floating
W	\overline{WR}		

24.3.2.2 Timings

Test conditions: capacitive load on all pins= 50 pF.

Table 24-12. External Data 8-bit Bus Cycle - Read AC Timings

$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Variable Clock Standard Mode		Variable Clock X2 Mode		Unit
		Min	Max	Min	Max	
T_{CLCL}	Clock Period	50		50		ns
T_{LHLL}	ALE Pulse Width	$2 \cdot T_{CLCL} - 15$		$T_{CLCL} - 15$		ns
T_{AVLL}	Address Valid to ALE Low	$T_{CLCL} - 20$		$0.5 \cdot T_{CLCL} - 20$		ns
T_{LLAX}	Address hold after ALE Low	$T_{CLCL} - 20$		$0.5 \cdot T_{CLCL} - 20$		ns
T_{LLRL}	ALE Low to \overline{RD} Low	$3 \cdot T_{CLCL} - 30$		$1.5 \cdot T_{CLCL} - 30$		ns

Symbol	Parameter	Variable Clock Standard Mode		Variable Clock X2 Mode		Unit
		Min	Max	Min	Max	
T_{RLRH}	\overline{RD} Pulse Width	$6 \cdot T_{CLCL} - 25$		$3 \cdot T_{CLCL} - 25$		ns
T_{RHLH}	\overline{RD} high to ALE High	$T_{CLCL} - 20$	$T_{CLCL} + 20$	$0.5 \cdot T_{CLCL} - 20$	$0.5 \cdot T_{CLCL} + 20$	ns
T_{AVDV}	Address Valid to Valid Data In		$9 \cdot T_{CLCL} - 65$		$4.5 \cdot T_{CLCL} - 65$	ns
T_{AVRL}	Address Valid to \overline{RD} Low	$4 \cdot T_{CLCL} - 30$		$2 \cdot T_{CLCL} - 30$		ns
T_{RLDV}	\overline{RD} Low to Valid Data		$5 \cdot T_{CLCL} - 30$		$2.5 \cdot T_{CLCL} - 30$	ns
T_{RLAZ}	\overline{RD} Low to Address Float		0		0	ns
T_{RHDX}	Data Hold After \overline{RD} High	0		0		ns
T_{RHDZ}	Instruction Float After \overline{RD} High		$2 \cdot T_{CLCL} - 25$		$T_{CLCL} - 25$	ns

Table 24-13. External Data 8-bit Bus Cycle - Write AC Timings

$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Variable Clock Standard Mode		Variable Clock X2 Mode		Unit
		Min	Max	Min	Max	
T_{CLCL}	Clock Period	50		50		ns
T_{LHLL}	ALE Pulse Width	$2 \cdot T_{CLCL} - 15$		$T_{CLCL} - 15$		ns
T_{AVLL}	Address Valid to ALE Low	$T_{CLCL} - 20$		$0.5 \cdot T_{CLCL} - 20$		ns
T_{LLAX}	Address hold after ALE Low	$T_{CLCL} - 20$		$0.5 \cdot T_{CLCL} - 20$		ns
T_{LLWL}	ALE Low to \overline{WR} Low	$3 \cdot T_{CLCL} - 30$		$1.5 \cdot T_{CLCL} - 30$		ns
T_{WLWH}	\overline{WR} Pulse Width	$6 \cdot T_{CLCL} - 25$		$3 \cdot T_{CLCL} - 25$		ns
T_{WHLH}	\overline{WR} High to ALE High	$T_{CLCL} - 20$	$T_{CLCL} + 20$	$0.5 \cdot T_{CLCL} - 20$	$0.5 \cdot T_{CLCL} + 20$	ns
T_{AVWL}	Address Valid to \overline{WR} Low	$4 \cdot T_{CLCL} - 30$		$2 \cdot T_{CLCL} - 30$		ns
T_{QVWH}	Data Valid to \overline{WR} High	$7 \cdot T_{CLCL} - 20$		$3.5 \cdot T_{CLCL} - 20$		ns
T_{WHQX}	Data Hold after \overline{WR} High	$T_{CLCL} - 15$		$0.5 \cdot T_{CLCL} - 15$		ns

24.3.2.3 Waveforms

Figure 24-15. External Data 8-bit Bus Cycle - Read Waveforms





Figure 24-16. External Data 8-bit Bus Cycle - Write Waveforms



24.3.3 External IDE 16-bit Bus Cycles

24.3.3.1 Definition of Symbols

Table 24-14. External IDE 16-bit Bus Cycles Timing Symbol Definitions

Signals	
A	Address
D	Data In
L	ALE
Q	Data Out
R	\overline{RD}
W	\overline{WR}

Conditions	
H	High
L	Low
V	Valid
X	No Longer Valid
Z	Floating

24.3.3.2 Timings

Test conditions: capacitive load on all pins= 50 pF.

Table 24-15. External IDE 16-bit Bus Cycle - Data Read AC Timings

$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Variable Clock Standard Mode		Variable Clock X2 Mode		Unit
		Min	Max	Min	Max	
T_{CLCL}	Clock Period	50		50		ns
T_{LHLL}	ALE Pulse Width	$2 \cdot T_{CLCL} - 15$		$T_{CLCL} - 15$		ns
T_{AVLL}	Address Valid to ALE Low	$T_{CLCL} - 20$		$0.5 \cdot T_{CLCL} - 20$		ns
T_{LLAX}	Address hold after ALE Low	$T_{CLCL} - 20$		$0.5 \cdot T_{CLCL} - 20$		ns
T_{LLRL}	ALE Low to \overline{RD} Low	$3 \cdot T_{CLCL} - 30$		$1.5 \cdot T_{CLCL} - 30$		ns
T_{RLRH}	\overline{RD} Pulse Width	$6 \cdot T_{CLCL} - 25$		$3 \cdot T_{CLCL} - 25$		ns
T_{RHLH}	\overline{RD} high to ALE High	$T_{CLCL} - 20$	$T_{CLCL} + 20$	$0.5 \cdot T_{CLCL} - 20$	$0.5 \cdot T_{CLCL} + 20$	ns
T_{AVDV}	Address Valid to Valid Data In		$9 \cdot T_{CLCL} - 65$		$4.5 \cdot T_{CLCL} - 65$	ns
T_{AVRL}	Address Valid to \overline{RD} Low	$4 \cdot T_{CLCL} - 30$		$2 \cdot T_{CLCL} - 30$		ns
T_{RLDV}	\overline{RD} Low to Valid Data		$5 \cdot T_{CLCL} - 30$		$2.5 \cdot T_{CLCL} - 30$	ns
T_{RLAZ}	\overline{RD} Low to Address Float		0		0	ns
T_{RHDX}	Data Hold After \overline{RD} High	0		0		ns
T_{RHDZ}	Instruction Float After \overline{RD} High		$2 \cdot T_{CLCL} - 25$		$T_{CLCL} - 25$	ns


Table 24-16. External IDE 16-bit Bus Cycle - Data Write AC Timings

$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Variable Clock Standard Mode		Variable Clock X2 Mode		Unit
		Min	Max	Min	Max	
T_{CLCL}	Clock Period	50		50		ns
T_{LHLL}	ALE Pulse Width	$2 \cdot T_{CLCL} - 15$		$T_{CLCL} - 15$		ns
T_{AVLL}	Address Valid to ALE Low	$T_{CLCL} - 20$		$0.5 \cdot T_{CLCL} - 20$		ns
T_{LLAX}	Address hold after ALE Low	$T_{CLCL} - 20$		$0.5 \cdot T_{CLCL} - 20$		ns
T_{LLWL}	ALE Low to \overline{WR} Low	$3 \cdot T_{CLCL} - 30$		$1.5 \cdot T_{CLCL} - 30$		ns
T_{WLWH}	\overline{WR} Pulse Width	$6 \cdot T_{CLCL} - 25$		$3 \cdot T_{CLCL} - 25$		ns
T_{WHLH}	\overline{WR} High to ALE High	$T_{CLCL} - 20$	$T_{CLCL} + 20$	$0.5 \cdot T_{CLCL} - 20$	$0.5 \cdot T_{CLCL} + 20$	ns
T_{AVWL}	Address Valid to \overline{WR} Low	$4 \cdot T_{CLCL} - 30$		$2 \cdot T_{CLCL} - 30$		ns
T_{QVWH}	Data Valid to \overline{WR} High	$7 \cdot T_{CLCL} - 20$		$3.5 \cdot T_{CLCL} - 20$		ns
T_{WHQX}	Data Hold after \overline{WR} High	$T_{CLCL} - 15$		$0.5 \cdot T_{CLCL} - 15$		ns


24.3.3.3 Waveforms

Figure 24-17. External IDE 16-bit Bus Cycle - Data Read Waveforms



Note: 1. D15:8 is written in DAT16H SFR.

Figure 24-18. External IDE 16-bit Bus Cycle - Data Write Waveforms



Note: 1. D15:8 is the content of DAT16H SFR.

24.4 SPI Interface

24.4.0.4 Definition of Symbols

Table 24-17. SPI Interface Timing Symbol Definitions

Signals	
C	Clock
I	Data In
O	Data Out

Conditions	
H	High
L	Low
V	Valid
X	No Longer Valid
Z	Floating

24.4.0.5 Timings

Test conditions: capacitive load on all pins= 50 pF.


Table 24-18. SPI Interface Master AC Timing

$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Min	Max	Unit
Slave Mode				
T_{CHCH}	Clock Period	2		T_{PER}
T_{CHCX}	Clock High Time	0.8		T_{PER}
T_{CLCX}	Clock Low Time	0.8		T_{PER}
T_{SLCH}, T_{SLCL}	\overline{SS} Low to Clock edge	100		ns
T_{IVCL}, T_{IVCH}	Input Data Valid to Clock Edge	40		ns
T_{CLIX}, T_{CHIX}	Input Data Hold after Clock Edge	40		ns
T_{CLOV}, T_{CHOV}	Output Data Valid after Clock Edge		40	ns
T_{CLOX}, T_{CHOX}	Output Data Hold Time after Clock Edge	0		ns
T_{CLSH}, T_{CHSH}	\overline{SS} High after Clock Edge	0		ns
T_{SLOV}	\overline{SS} Low to Output Data Valid		50	ns
T_{SHOX}	Output Data Hold after \overline{SS} High		50	ns
T_{SHSL}	\overline{SS} High to \overline{SS} Low	(1)		
T_{ILIH}	Input Rise Time		2	μs
T_{IHIL}	Input Fall Time		2	μs
T_{OLOH}	Output Rise time		100	ns
T_{OHOL}	Output Fall Time		100	ns
Master Mode				
T_{CHCH}	Clock Period	2		T_{PER}
T_{CHCX}	Clock High Time	0.8		T_{PER}
T_{CLCX}	Clock Low Time	0.8		T_{PER}
T_{IVCL}, T_{IVCH}	Input Data Valid to Clock Edge	20		ns
T_{CLIX}, T_{CHIX}	Input Data Hold after Clock Edge	20		ns
T_{CLOV}, T_{CHOV}	Output Data Valid after Clock Edge		40	ns
T_{CLOX}, T_{CHOX}	Output Data Hold Time after Clock Edge	0		ns
T_{ILIH}	Input Data Rise Time		2	μs
T_{IHIL}	Input Data Fall Time		2	μs
T_{OLOH}	Output Data Rise time		50	ns
T_{OHOL}	Output Data Fall Time		50	ns


Note: 1. Value of this parameter depends on software.

Figure 24-19. SPI Slave Waveforms (SSCPHA= 0)




Note: 1. Not Defined but generally the MSB of the character which has just been received.

Figure 24-20. SPI Slave Waveforms (SSCPHA= 1)




Note: 1. Not Defined but generally the LSB of the character which has just been received.

Figure 24-21. SPI Master Waveforms (SSCPHA= 0)



Note: 1. \overline{SS} handled by software using general purpose port pin.

Figure 24-22. SPI Master Waveforms (SSCPHA= 1)



Note: 1. \overline{SS} handled by software using general purpose port pin.

24.4.1 Two-wire Interface

24.4.1.1 Timings

Table 24-19. TWI Interface AC Timing


$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	INPUT Min Max	OUTPUT Min Max
$T_{HD}; STA$	Start condition hold time	$14 \cdot T_{CLCL}^{(4)}$	$4.0 \mu\text{s}^{(1)}$
T_{LOW}	SCL low time	$16 \cdot T_{CLCL}^{(4)}$	$4.7 \mu\text{s}^{(1)}$
T_{HIGH}	SCL high time	$14 \cdot T_{CLCL}^{(4)}$	$4.0 \mu\text{s}^{(1)}$
T_{RC}	SCL rise time	$1 \mu\text{s}$	$_{(2)}$
T_{FC}	SCL fall time	$0.3 \mu\text{s}$	$0.3 \mu\text{s}^{(3)}$
$T_{SU}; DAT1$	Data set-up time	250 ns	$20 \cdot T_{CLCL}^{(4)} - T_{RD}$
$T_{SU}; DAT2$	SDA set-up time (before repeated START condition)	250 ns	$1 \mu\text{s}^{(1)}$
$T_{SU}; DAT3$	SDA set-up time (before STOP condition)	250 ns	$8 \cdot T_{CLCL}^{(4)}$
$T_{HD}; DAT$	Data hold time	0 ns	$8 \cdot T_{CLCL}^{(4)} - T_{FC}$
$T_{SU}; STA$	Repeated START set-up time	$14 \cdot T_{CLCL}^{(4)}$	$4.7 \mu\text{s}^{(1)}$
$T_{SU}; STO$	STOP condition set-up time	$14 \cdot T_{CLCL}^{(4)}$	$4.0 \mu\text{s}^{(1)}$
T_{BUF}	Bus free time	$14 \cdot T_{CLCL}^{(4)}$	$4.7 \mu\text{s}^{(1)}$
T_{RD}	SDA rise time	$1 \mu\text{s}$	$_{(2)}$
T_{FD}	SDA fall time	$0.3 \mu\text{s}$	$0.3 \mu\text{s}^{(3)}$

- Notes:
1. At 100 kbit/s. At other bit-rates this value is inversely proportional to the bit-rate of 100 kbit/s.
 2. Determined by the external bus-line capacitance and the external bus-line pull-up resistor, this must be $< 1 \mu\text{s}$.
 3. Spikes on the SDA and SCL lines with a duration of less than $3 \cdot T_{CLCL}$ will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400 pF.
 4. $T_{CLCL} = T_{OSC}$ = one oscillator clock period.

24.4.1.2 Waveforms

Figure 24-23. Two Wire Waveforms



24.4.2 MMC Interface

24.4.2.1 Definition of symbols

Table 24-20. MMC Interface Timing Symbol Definitions

Signals	
C	Clock
D	Data In
O	Data Out

Conditions	
H	High
L	Low
V	Valid
X	No Longer Valid

24.4.2.2 Timings


Table 24-21. MMC Interface AC timings

$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$, $CL \leq 100\text{pF}$ (10 cards)

Symbol	Parameter	Min	Max	Unit
T_{CHCH}	Clock Period	50		ns
T_{CHCX}	Clock High Time	10		ns
T_{CLCX}	Clock Low Time	10		ns
T_{CLCH}	Clock Rise Time		10	ns
T_{CHCL}	Clock Fall Time		10	ns
T_{DVCH}	Input Data Valid to Clock High	3		ns
T_{CHDX}	Input Data Hold after Clock High	3		ns
T_{CHOX}	Output Data Hold after Clock High	5		ns
T_{OVCH}	Output Data Valid to Clock High	5		ns

24.4.2.3 Waveforms

Figure 24-24. MMC Input-Output Waveforms



24.4.3 Audio Interface

24.4.3.1 Definition of symbols

Table 24-22. Audio Interface Timing Symbol Definitions

Signals		Conditions	
C	Clock	H	High
O	Data Out	L	Low
S	Data Select	V	Valid
		X	No Longer Valid

24.4.3.2 Timings

Table 24-23. Audio Interface AC timings


$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$, $CL \leq 30$ pF

Symbol	Parameter	Min	Max	Unit
T_{CHCH}	Clock Period		325.5 ⁽¹⁾	ns
T_{CHCX}	Clock High Time	30		ns
T_{CLCX}	Clock Low Time	30		ns
T_{CLCH}	Clock Rise Time		10	ns
T_{CHCL}	Clock Fall Time		10	ns
T_{CLSV}	Clock Low to Select Valid		10	ns
T_{CLOV}	Clock Low to Data Valid		10	ns

Note: 1. 32-bit format with $F_s = 48$ KHz.

24.4.3.3 Waveforms

Figure 24-25. Audio Interface Waveforms



24.4.4 Flash Memory

24.4.4.1 Definition of symbols

Table 24-24. Flash Memory Timing Symbol Definitions

Signals	
S	\overline{ISP}
R	RST
B	FBUSY flag

Conditions	
L	Low
V	Valid
X	No Longer Valid

24.4.4.2 Timings


Table 24-25. Flash Memory AC Timing

$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Min	Typ	Max	Unit
T_{SVRL}	Input \overline{ISP} Valid to RST Edge	50			ns
T_{RLSX}	Input \overline{ISP} Hold after RST Edge	50			ns
T_{BHBL}	FLASH Internal Busy (Programming) Time		10		ms
N_{FCY}	Number of Flash Write Cycles	100K			Cycle
T_{FDR}	Flash Data Retention Time	10			Years


24.4.4.3 Waveforms

Figure 24-26. FLASH Memory - ISP Waveforms



Note: 1. $\overline{\text{ISP}}$ must be driven through a pull-down resistor (see Section “In System Programming”, page 218).

Figure 24-27. FLASH Memory - Internal Busy Waveforms



24.4.5 External Clock Drive and Logic Level References

24.4.5.1 Definition of symbols

Table 24-26. External Clock Timing Symbol Definitions

Signals	
C	Clock

Conditions	
H	High
L	Low
X	No Longer Valid

24.4.5.2 Timings

Table 24-27. External Clock AC Timings

$V_{DD} = 2.7$ to 3.3 V, $T_A = -40$ to $+85^\circ\text{C}$

Symbol	Parameter	Min	Max	Unit
T_{CLCL}	Clock Period	50		ns
T_{CHCX}	High Time	10		ns
T_{CLCX}	Low Time	10		ns
T_{CLCH}	Rise Time	3		ns
T_{CHCL}	Fall Time	3		ns
T_{CR}	Cyclic Ratio in X2 mode	40	60	%

24.4.5.3 Waveforms

Figure 24-28. External Clock Waveform






Figure 24-29. AC Testing Input/Output Waveforms



- Note:
1. During AC testing, all inputs are driven at $V_{DD} - 0.5$ V for a logic 1 and 0.45 V for a logic 0.
 2. Timing measurements are made on all outputs at V_{IH} min for a logic 1 and V_{IL} max for a logic 0.

Figure 24-30. Float Waveforms



- Note:
- For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loading V_{OH}/V_{OL} level occurs with $I_{OL}/I_{OH} = \pm 20$ mA.





25. Ordering Information

Part Number	Memory Size	ADC	Supply Voltage	Temp. Range	Max Frequency (MHz)	Package	Packing	Product Marking	RoHS Compliant
AT89C51SND2C-7FTIL	64K Flash	No	3V	Industrial	40	BGA100	Tray	89C51SND2C-IL	No
AT89C51SND2C-7FRIL	64K Flash	No	3V	Industrial	40	BGA100	Reel	89C51SND2C-IL	No
AT89C51SND2C-7FTJL	64K Flash	No	3V	RoHS	40	BGA100	Tray	89C51SND2C-JL	Yes
AT89C51SND2C-7FRJL	64K Flash	No	3V	RoHS	40	BGA100	Reel	89C51SND2C-JL	Yes
AT83SND2Cxxx-7FTJL	64K ROM	No	3V	RoHS	40	BGA100	Tray	83C51SND2C-JL	Yes
AT83SND2Cxxx-7FRJL	64K ROM	No	3V	RoHS	40	BGA100	Reel	83C51SND2C-JL	Yes
AT89C51SND2C-7FTUL	64K Flash	No	3V	Green	40	BGA100	Reel	89C51SND2C-UL	Yes
AT89SND2CMP3B-7FTUL	64K Flash	Yes	3V	Green	40	BGA100	Tray	89SND2CMP3B-UL	Yes
AT83SND2CxxxB-7FTUL	64K ROM	Yes	3V	Green	40	BGA100	Tray	83SND2CxxxB-UL	Yes
AT80SND2CMP3B-7FTUL	-	Yes	3V	Green	40	BGA100	Tray	80SND2CMP3B-UL	Yes

26. Package Information

26.1 CTBGA100



	mm		
	MIN	NOM	MAX
A			1.20
A1	0.25	0.30	0.35
A2	0.55	0.60	0.65
e	0.80 BSC		
E/D	8.95	9.00	9.05
I/J	0.90 REF		
b	0.25		0.45

NOTES: CTBGA PACKAGE FAMILY

4. REFERENCE SPECIFICATIONS:
 - A. AAWW SPEC #001-0531-2234: PACKING OPERATION PROCEDURE.
 - B. AAWW SPEC #001-0519-2062: MARKING.
3. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
2. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994.

27. Datasheet Revision History

27.1 Changes from 4341A - 10/04 to 4341B - 01/05

1. Update Power Amplifier DC characteristics, Section "Electrical Characteristics", page 207.
2. Fix minor bugs.
3. Update power consumption measures, [Table 24-2 on page 208](#).

27.2 Changes from 4341B - 01/05 to 4341C - 03/05

1. Change to hardware security system description. Section "Hardware Security System", page 20.

27.3 Changes from 4341C - 03/05 to 4341D - 04/05

1. Update to DAC gain information, [Figure 15-2 on page 82](#).
2. Correction to BGA package pinout, [Figure 4-1 on page 4](#).
3. Updated Ordering Information, Green product version changed to ROHS. (Green version not yet available)

27.4 Changes from 4341D - 04/05 to 4341E - 06/05

1. Added Green Packaging Information. Page 228
2. Modified operating conditions, Page 1.

27.5 Changes from 4341E - 06/05 to 4341F - 03/06

1. Added 8xSND2CxxxMP3B description with A/D converter.

27.6 Changes from 4341F - 03/05 to 4341G - 07/07

1. Updated Package drawing for CTBGA100. [“CTBGA100” on page 235.](#)

27.7 Changes from 4341G - 07/07 to 4341H - 10/07

1. Added part number AT89C51SND2C-7FTUL to ordering information.
2. Modified address in the PSW register, [Table 7-4 on page 29.](#)

1. Description	2
2. Typical Applications	2
3. Block Diagram	3
4. Pin Description	4
4.1 Pinouts	4
4.2	5
4.3 Signals.....	6
4.4 Internal Pin Structure.....	12
5. Clock Controller	13
5.1 Oscillator	13
5.2 X2 Feature.....	14
5.3 PLL	14
5.4 Registers	16
6. Program/Code Memory	18
6.1 ROM Memory Architecture.....	19
6.2 Flash Memory Architecture	19
6.3 Hardware Security System.....	20
6.4 Boot Memory Execution	20
6.5 Preventing Flash Corruption.....	21
6.6 Registers	22
6.7 Hardware Bytes	22
7. Data Memory	24
7.1 Internal Space	24
7.2 External Space	25
7.3 Dual Data Pointer	27
7.4 Registers	29
8. Special Function Registers	31
9. Interrupt System	37
9.1 Interrupt System Priorities	37
9.2 External Interrupts	40
9.3 Registers	41
10. Power Management	47
10.1 Reset	47

10.2 Reset Recommendation to Prevent Flash Corruption	48
10.3 Idle Mode.....	49
10.4 Power-down Mode	49
10.5 Registers	51
11. Timers/Counters	52
11.1 Timer/Counter Operations.....	52
11.2 Timer Clock Controller.....	52
11.3 Timer 0	53
11.4 Timer 1	55
11.5 Interrupt	56
11.6 Registers	57
12. Watchdog Timer	60
12.1 Description	60
12.2 Watchdog Clock Controller.....	60
12.3 Watchdog Operation	61
12.4 Registers	62
13. MP3 Decoder	63
13.1 Decoder.....	63
13.2 Audio Controls.....	65
13.3 Decoding Errors	65
13.4 Frame Information.....	66
13.5 Ancillary Data	66
13.6 Interrupt	66
13.7 Registers	69
14. Audio Output Interface	74
14.1 Description	74
14.2 Clock Generator	75
14.3 Data Converter	75
14.4 Audio Buffer.....	76
14.5 MP3 Buffer	77
14.6 Interrupt Request.....	77
14.7 MP3 Song Playing.....	77
14.8 Registers	78
15. DAC and PA Interface	81

15.1 DAC	81
15.2 Power Amplifier	98
15.3 Audio Supplies and Start-up.....	99
16. Universal Serial Bus	103
16.1 USB Mass Storage Class Bulk-Only Transport.....	103
16.2 USB Device Firmware Upgrade (DFU).....	103
16.3 Description	103
16.4 Configuration	107
16.5 Read/Write Data FIFO.....	109
16.6 Bulk/Interrupt Transactions	110
16.7 Control Transactions	114
16.8 Isochronous Transactions	114
16.9 Miscellaneous.....	116
16.10 Suspend/Resume Management.....	117
16.11 USB Interrupt System.....	119
16.12 Registers	122
17. IDE/ATAPI Interface	131
17.1 Description	131
17.2 Registers	133
18. MultiMedia Card Controller	134
18.1 Card Concept	134
18.2 Bus Concept.....	134
18.3 Description	139
18.4 Clock Generator	140
18.5 Command Line Controller	140
18.6 Data Line Controller	142
18.7 Interrupt	148
18.8 Registers	150
19. Synchronous Peripheral Interface	156
19.1 Description	157
19.2 Interrupt	160
19.3 Configuration	160
19.4 Registers	166
20. Serial I/O Port	168

20.1 Mode Selection..... 168

20.2 Baud Rate Generator 168

20.3 Synchronous Mode (Mode 0) 169

20.4 Asynchronous Modes (Modes 1, 2 and 3)..... 171

20.5 Multiprocessor Communication (Modes 2 and 3) 175

20.6 Automatic Address Recognition 175

20.7 Interrupt 177

20.8 Registers 178

21. Two-wire Interface (TWI) Controller 181

 21.1 Description 181

 21.2 Registers 195

22. Analog to Digital Converter 199

 22.1 Description 199

 22.2 Registers 202

23. Keyboard Interface 204

 23.1 Description 204

 23.2 Registers 205

24. Electrical Characteristics 207

 24.1 Absolute Maximum Rating 207

 24.2 DC Characteristics 207

 24.3 AC Characteristics..... 219

 24.4 SPI Interface..... 224

25. Ordering Information 234

26. Package Information 235

 26.1 CTBGA100 235

27. Datasheet Revision History 236

 27.1 Changes from 4341A - 10/04 to 4341B - 01/05..... 236

 27.2 Changes from 4341B - 01/05 to 4341C - 03/05 236

 27.3 Changes from 4341C - 03/05 to 4341D - 04/05 236

 27.4 Changes from 4341D - 04/05 to 4341E - 06/05 236

 27.5 Changes from 4341E - 06/05 to 4341F - 03/06 237

 27.6 Changes from 4341F - 03/05 to 4341G - 07/07 237

 27.7 Changes from 4341G - 07/07 to 4341H - 10/07 237



Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl
Route des Arsenalux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500

Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

©2007 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, are registered trademarks, are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



Printed on recycled paper.

4341H-MP3-10/07