



Actions ATJ2135 Product Datasheet

Latest Version: 1.1

DEC 2006

Declaration

Circuit diagrams and other information relating to products of Actions Semiconductor Company, Ltd. ("Actions") are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction is not necessarily given. Although the information has been examined and is believed to be accurate, Actions makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and disclaims any responsibility for inaccuracies. Information in this document is provided solely to enable use of Actions' products. The information presented in this document does not form part of any quotation or contract of sale. Actions assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Actions' products, except as expressed in Actions' Terms and Conditions of Sale for. All sales of any Actions products are conditional on your agreement of the terms and conditions of recently dated version of Actions' Terms and Conditions of Sale agreement Dated before the date of your order.

This information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights, copyright, trademark rights, rights in trade secrets and/or know how, or any other intellectual property rights of Actions or others, however denominated, whether by express or implied representation, by estoppel, or otherwise.

Information Documented here relates solely to Actions products described herein supersedes, as of the release date of this publication, all previously published data and specifications relating to such products provided by Actions or by any other person purporting to distribute such information. Actions reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your Actions sales representative to obtain the latest specifications before placing your product order. Actions product may contain design defects or errors known as anomalies or errata which may cause the products functions to deviate from published specifications. Anomaly or "errata" sheets relating to currently characterized anomalies or errata are available upon request. Designers must not rely on the absence or characteristics of any features or instructions of Actions' products marked "reserved" or "undefined." Actions reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Actions' products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal

injury or severe property damage. Any and all such uses without prior written approval of an Officer of Actions and further testing and/or modification will be fully at the risk of the customer.

Copies of this document and/or other Actions product literature, as well as the Terms and Conditions of Sale Agreement, may be obtained by visiting Actions' website at <http://www.actions-semi.com/> or from an authorized Actions representative. The word "ACTIONS", the Actions' LOGO, whether used separately and/or in combination, and the phase "ATJ2135", are trademarks of Actions Semiconductor Company, Ltd., Names and brands of other companies and their products that may from time to time descriptively appear in this product data sheet are the trademarks of their respective holders; no affiliation, authorization, or endorsement by such persons is claimed or implied except as may be expressly stated therein.

ACTIONS DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE.

IN NO EVENT SHALL ACTIONS BE RELIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF ACTIONS OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER ACTIONS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES OR NOT.

Additional Support

Additional product and company information can be obtained by visiting the Actions website at: <http://www.actions-semi.com>

Contents

Declaration	2
Contents	4
List of Figures	8
List of Tables	11
Revision History	13
1 Introduction	14
2 Pin Description	15
2.1 Pin Assignment	15
2.2 Pin Definition.....	16
3 Function Description	23
3.1 Functional Block Diagram	23
3.2 Memory Map	24
3.3 CMU.....	26
3.3.1 CMU/HOSC Description	26
3.3.2 RTC/LOSC/Watch Dog/Timers Block.....	30
3.4 Interrupt Controller	31
3.4.1 Interrupt Controller Logic	32
3.4.2 Interrupt Source	32
3.4.3 External Interrupt Sources.....	34
3.5 PMU/DC-DC Converter	34
3.5.1 Description.....	34
3.5.2 DC/DC Converter and Regulator	35
3.5.3 Battery Monitor and Temperature Monitor.....	38
3.5.4 Remote Control ADC	38
3.5.5 Charger Circuits	38
3.5.6 PWM Back-light IC Control	38
3.5.7 Signal Description	40

3.6	32-BIT RISC Core.....	40
3.6.1	Coprocessor 0	40
3.6.2	Exceptions.....	40
3.6.3	Performance Counters.....	41
3.6.4	Other Reference.....	41
3.7	SDRAM Interface	42
3.7.1	SDRAM Signals	42
3.8	SRAM on Chip.....	43
3.9	BROM.....	43
3.10	DMA/Bus Arbiter.....	43
3.10.1	DMA Architecture	44
3.10.2	DMA Bus Timing	45
3.11	24-BIT DSP Core.....	46
3.11.1	Features	46
3.11.2	Block Diagram	47
3.12	Media Hardware Accelerator (MHA)	48
3.12.1	Description.....	48
3.12.2	Features	49
3.12.3	Block Diagram	50
3.13	Motion Compensation Accelerator (MCA).....	50
3.13.1	Description.....	50
3.13.2	Features	51
3.13.3	Block Diagram	51
3.14	NAND FLASH Interface	52
3.15	SD/MMC Interface.....	53
3.16	YUV2RGB Interface.....	53
3.17	USB2.0 SIE.....	54
3.17.1	General Description.....	54
3.17.2	Features	54
3.18	I2C (2) Interface.....	55
3.19	IR Interface	55
3.20	Key Scan.....	58
3.21	DAC and Headphone Driver.....	61
3.21.1	Framework.....	61

3.21.2	Block Diagram	63
3.22	ADC	63
4	Electrical Characteristics.....	65
4.1	Absolute Maximum Ratings.....	65
4.2	Capacitance.....	65
4.3	DC Characteristics	66
4.4	PMU.....	66
4.5	AC Characteristics.....	70
4.5.1	AC Test Input Waveform	71
4.5.2	AC Test Output Measuring Points.....	71
4.6	Reset Parameter.....	71
4.7	Initialization Parameter	71
4.8	GPIO Interface Parameter.....	72
4.9	Ordinary ROM Parameter	73
4.10	External System Bus Parameter.....	74
4.11	Bus Operation.....	75
4.12	I2C Interface Parameter.....	78
4.13	A/D Converter Characteristics	79
4.14	DAC Characteristics	83
4.15	Headphone Driver Characteristics	84
4.16	LCM Driver Parameter.....	87
4.17	NAND Flash IF	89
4.18	SD Card.....	92
4.19	SDRAM IF	94
4.19.1	104	
5	Ordering Information	105
5.1	Recommended Soldering Conditions	105
5.2	Precaution against ESD for Semiconductors	105
5.3	Handling of Unused Input Pins for CMOS	106
5.4	Status before Initialization of MOS Devices	106

6	ATJ2135 Package Drawing	107
7	Appendix	108
7.1	Acronym and Abbreviations	108

List of Figures

Figure 1: Pin Assignment	15
Figure 2: ATJ2135 Functional Block Diagram	23
Figure 3: ATJ2135 Clock Diagram	27
Figure 4: CMU Framework	28
Figure 5: SPECIAL CLK Framework	29
Figure 6: Watch Dog/RTC/Timers Block Diagram	31
Figure 7: Interrupt Controller Logic	32
Figure 8: External Interrupt 0 Logic	34
Figure 9: DC/DC Converters & Regulator–Block Map	37
Figure 10 PWM Back-light IC Application diagram	39
Figure 11 PWM Block diagram	39
Figure 12: Performance Counters Block Diagram	41
Figure 13: Bus Topology	44
Figure 14: DMA Architecture	45
Figure 15: DMA Basic Bus Timing	45
Figure 16: DMA Bus Timing with Wait States	46
Figure 17: DMA Bus Burst Timing	46
Figure 18: 24-Bit DSP Core Block Diagram	47
Figure 19: How to Use MHA in a System	48
Figure 20: MHA Block Diagram	50
Figure 21: Application Example of MCA	51
Figure 22: MCA Block Diagram	52
Figure 23: YUV to RGB Decoder Module Block Diagram	54
Figure 24: Packet for MIR Mode	57
Figure 25: Packet for FIR Mode	57
Figure 26: Max Key Scan Matrix in Parallel Mode	58
Figure 27: 8*8 Key Scan Matrix in Serial Mode	59
Figure 28: One Line Scan Timing	60
Figure 29: The Whole Key Scan Timing	60
Figure 30: DAC Block Diagram	61
Figure 31: DAC Framework	62
Figure 32: ADDA Analog Diagram	63
Figure 33: Efficiency Curve for Backlight Step Up Circuit	67

Figure 34: DC/DC Efficiency Curve 1	68
Figure 35: DC/DC Efficiency Curve 2	69
Figure 36: Charging Curve—Voltage Characteristics Curve	69
Figure 37: Charging Curve—Current Characteristics Curve.....	70
Figure 38: AC Test Input Waveform.....	71
Figure 39: AC Test Output Measuring Points.....	71
Figure 40: Reset Timing	71
Figure 41: Initialization Timing.....	72
Figure 42: GPIO Interface – Output time	72
Figure 43: Ordinary ROM Parameter	73
Figure 44: External System Bus Timing	74
Figure 45: Instruction Fetch Timing	76
Figure 46 Memory Read Timing	76
Figure 47: Memory Write Timing	77
Figure 48: IO Read Timing	77
Figure 49: IO Write Timing	78
Figure 50: I2C Interface Timing	79
Figure 51: A/D Converter – Frequency Response Characteristics	80
Figure 52: A/D Converter – THD+N vs AMP	81
Figure 53: A/D Converter –Small Signal Power Spectrum.....	82
Figure 54: A/D Converter – Linearity	83
Figure 55: DAC –Small Signal Power Spectrum.....	84
Figure 56: Headphone Driver–Frequency Response	85
Figure 57: Headphone Driver–THD + N Amplitude Diagram of Headphone Driver	86
Figure 58: Headphone Driver–Small Signal Power Spectrum	86
Figure 59: Headphone Driver—Linearity	87
Figure 60: LCM Timing	88
Figure 61: Conventional Serial Access Mode	89
Figure 62: EDO Type Serial Access Mode	89
Figure 63: Another Serial Access Mode	90
Figure 64: Command Latch Cycle	90
Figure 65: Address Latch Cycle	90
Figure 66: WR/RD Signal Rising & Falling Driver Request	91
Figure 67: Timing Diagram Data Input/Output Referenced to Clock.....	92
Figure 68: Standard SDRAM Power Up.....	94
Figure 69: Mobile SDRAM Power Up.....	94
Figure 70: SDRAM IF– Power Down	95
Figure 71: SDRAM IF– Clock Suspend	96
Figure 72: SDRAM IF– Auto Refresh	97
Figure 73: SDRAM IF – Self Refresh	98

Figure 74: SDRAM IF– Read.....	99
Figure 75: SDRAM IF – Read DQM Operation	100
Figure 76: SDRAM IF– Write	101
Figure 77: SDRAM IF– Write-DQM Operation	102
Figure 78: ATJ2135 Package Drawing.....	107

List of Tables

Table 1: ATJ2135 Pin Definition	16
Table 2: ATJ2135 Physical Memory Map	24
Table 3 Interrupt Controller Connects to CPU.....	32
Table 4: Interrupt Sources	33
Table 5: DC/DC Converters & Regulators—Power Mode Set	35
Table 6: ATJ2135 PMU Slave—Power Mode.....	36
Table 7: DC/DC Converters & Regulators—Loading Capacity	36
Table 8: Relationship between Battery Type & ADC Input Range	38
Table 9: CPU Interrupt Sources.....	40
Table 10: SDRAM Signals	42
Table 11: Functions and Application of MHA	48
Table 12: IR Interface Modes.....	57
Table 13: Absolute Maximum Ratings.....	65
Table 14: Capacitance.....	65
Table 15: DC Characteristics.....	66
Table 16: System Standby Dissipation	66
Table 17: Vccout Load Capability.....	67
Table 18: LRADC Precision	67
Table 19: LDO Load Capacity.....	70
Table 20: Reset Parameter	71
Table 21: Initialization Parameter.....	71
Table 22: GPIO Interface Parameter.....	72
Table 23: GPIO Drive.....	72
Table 24: Ordinary ROM Parameter	73
Table 25: External System Bus Parameter.....	74
Table 26: I2C Interface Parameter.....	78
Table 27: A/D Converter Characteristics.....	79
Table 28: DAC Characteristics	83
Table 29: Headphone Driver Characteristics	84
Table 30: LCM Driver Parameter	88
Table 31: Nand Flash Timing Request	91
Table 32: Card Interface Timings	92
Table 33: Bus Signal Line Load	93
Table 34: SD Spec. ver1.0 Timing	93

Table 35: SDRAM IF – Parameter.....	103
Table 36: Soldering Conditions for Surface-mount Devices.....	105

Revision History

Date	Revision	Description	Author
Dec 2006	1.0	Initial release;	Fionawx
Jan 2007	1.1	Updated based on SD Spec 0.40M (061124)	Fionawx

1

Introduction

Overview

The Actions ATJ2135 is a highly integrated 32bit RISC-based SoC for digital media solution. The RISC architecture and high speed bus controller are capable of achieving high performance with low power consumption. With a built-in JPEG co-processor, this media platform is capable of processing both JPEG and MJPEG format with higher efficiency. The integrated high-speed USB 2.0 SIE enables the platform to act as a mass storage device at the speed up to 480Mbps. The audio codec in the SoC is based on sigma-delta modulation, providing high performance with low power consumption as well as allowing the flexible adjustment of sample rates from 8k to 96k. The built-in audio codec is able to switch inputs within headphones, microphones, FM radios and direct drive for low impedance earphones.

The ATJ2135 also provides integrated SDRAM and Flash interfaces; IIC, IR and UART etc. interfaces for changeable control and transfer modes. The ATJ2135 therefore provides a true "ALL-IN-ONE" solution that is ideally suited for highly optimized digital media devices.

Features

- ❖ Audio playing support: MP3, WMA, OGG, APE, WAV
- ❖ Audio recording support: ADPCM, MP3
- ❖ Video playing support: AMVB, XVID, MJPEG QVGA 25fp
- ❖ Image view support: JPEG, BMP, GIF
- ❖ USB 2.0 Device
- ❖ High Speed NAND I/F
- ❖ Supports SLC & MLC device
- ❖ Multi-bit Error Correction
- ❖ Supports SD/MMC FLASH Card
- ❖ OLED, TFT, STN support
- ❖ Integrated stereo DAC & ADC
- ❖ Li-Ion battery charger
- ❖ 11-16V backlight driver for LED
- ❖ 6bit battery monitoring ADC

2.1 Pin Assignment

Figure 1: Pin Assignment

97	PGND	96	PGND	64
98	LXVCC	95	LXVDD	63
99	IO_VCC	94	IO_VDD	62
100	BAT	93	BL_PB	61
101	DC5V	92	REM_CON	60
102	VCC	91	BL_NDR	59
103	VDD	90	P_UART1RTSB	58
104	VCCOUT	89	P_UART1CTS	57
105	GND	88	P_TEST	56
106	P_CEB6	87	P_RESETB	55
107	P_A0	86	P_CEB3	54
108	P_A1	85	P_KSOUT0	53
109	P_A2	84	P_KSIN0	52
110	P_D0	83	P_KSOUT1	51
111	P_D1	82	P_KSIN1	50
112	P_D2	81	P_KSOUT2	49
113	P_D3	80	P_KSIN2	48
114	P_D4	79	VCC	47
115	P_D5	78	HOSCI	46
116	P_D6	77	HOSC0	45
117	P_D7	76	AVID	44
118	P_CEB0	75	AOUTL	43
119	VDD	74	PAVCC	42
120	P_D8	73	AOUTR	41
121	P_D9	72	PAGND	40
122	P_D10	71	VREFI	39
123	P_D11	70	VRDA	38
124	P_D12	69	AVCC	37
125	P_D13	68	AGND	36
126	P_D14	67	FMINL	35
127	P_D15	66	VMIC	34
128	GND	65	P_SDRDQ7	33
			P_SDRDQ11	
			P_SDRDQ12	
			P_SDRDQ13	
			P_SDRDQ14	
			P_SDRDQ15	
			P_SDRDQ16	
			P_SDRDQ17	
			P_SDRDQ18	
			P_SDRDQ19	
			P_SDRDQ20	
			P_SDRDQ21	
			P_SDRDQ22	
			P_SDRDQ23	
			P_SDRDQ24	
			P_SDRDQ25	
			P_SDRDQ26	
			P_SDRDQ27	
			P_SDRDQ28	
			P_SDRDQ29	
			P_SDRDQ30	
			P_SDRDQ31	
			P_SDRDQ32	
			P_SDRDQ33	
			P_SDRDQ34	
			P_SDRDQ35	
			P_SDRDQ36	
			P_SDRDQ37	
			P_SDRDQ38	
			P_SDRDQ39	
			P_SDRDQ40	
			P_SDRDQ41	
			P_SDRDQ42	
			P_SDRDQ43	
			P_SDRDQ44	
			P_SDRDQ45	
			P_SDRDQ46	
			P_SDRDQ47	
			P_SDRDQ48	
			P_SDRDQ49	
			P_SDRDQ50	
			P_SDRDQ51	
			P_SDRDQ52	
			P_SDRDQ53	
			P_SDRDQ54	
			P_SDRDQ55	
			P_SDRDQ56	
			P_SDRDQ57	
			P_SDRDQ58	
			P_SDRDQ59	
			P_SDRDQ60	
			P_SDRDQ61	
			P_SDRDQ62	
			P_SDRDQ63	
			P_SDRDQ64	
			P_SDRDQ65	
			P_SDRDQ66	
			P_SDRDQ67	
			P_SDRDQ68	
			P_SDRDQ69	
			P_SDRDQ70	
			P_SDRDQ71	
			P_SDRDQ72	
			P_SDRDQ73	
			P_SDRDQ74	
			P_SDRDQ75	
			P_SDRDQ76	
			P_SDRDQ77	
			P_SDRDQ78	
			P_SDRDQ79	
			P_SDRDQ80	
			P_SDRDQ81	
			P_SDRDQ82	
			P_SDRDQ83	
			P_SDRDQ84	
			P_SDRDQ85	
			P_SDRDQ86	
			P_SDRDQ87	
			P_SDRDQ88	
			P_SDRDQ89	
			P_SDRDQ90	
			P_SDRDQ91	
			P_SDRDQ92	
			P_SDRDQ93	
			P_SDRDQ94	
			P_SDRDQ95	
			P_SDRDQ96	
			P_SDRDQ97	
			P_SDRDQ98	
			P_SDRDQ99	
			P_SDRDQ100	
			P_SDRDQ101	
			P_SDRDQ102	
			P_SDRDQ103	
			P_SDRDQ104	
			P_SDRDQ105	
			P_SDRDQ106	
			P_SDRDQ107	
			P_SDRDQ108	
			P_SDRDQ109	
			P_SDRDQ110	
			P_SDRDQ111	
			P_SDRDQ112	
			P_SDRDQ113	
			P_SDRDQ114	
			P_SDRDQ115	
			P_SDRDQ116	
			P_SDRDQ117	
			P_SDRDQ118	
			P_SDRDQ119	
			P_SDRDQ120	
			P_SDRDQ121	
			P_SDRDQ122	
			P_SDRDQ123	
			P_SDRDQ124	
			P_SDRDQ125	
			P_SDRDQ126	
			P_SDRDQ127	
			P_SDRDQ128	
			P_SDRDQ129	
			P_SDRDQ130	
			P_SDRDQ131	
			P_SDRDQ132	
			P_SDRDQ133	
			P_SDRDQ134	
			P_SDRDQ135	
			P_SDRDQ136	
			P_SDRDQ137	
			P_SDRDQ138	
			P_SDRDQ139	
			P_SDRDQ140	
			P_SDRDQ141	
			P_SDRDQ142	
			P_SDRDQ143	
			P_SDRDQ144	
			P_SDRDQ145	
			P_SDRDQ146	
			P_SDRDQ147	
			P_SDRDQ148	
			P_SDRDQ149	
			P_SDRDQ150	
			P_SDRDQ151	
			P_SDRDQ152	
			P_SDRDQ153	
			P_SDRDQ154	
			P_SDRDQ155	
			P_SDRDQ156	
			P_SDRDQ157	
			P_SDRDQ158	
			P_SDRDQ159	
			P_SDRDQ160	
			P_SDRDQ161	
			P_SDRDQ162	
			P_SDRDQ163	
			P_SDRDQ164	
			P_SDRDQ165	
			P_SDRDQ166	
			P_SDRDQ167	
			P_SDRDQ168	
			P_SDRDQ169	
			P_SDRDQ170	
			P_SDRDQ171	
			P_SDRDQ172	
			P_SDRDQ173	
			P_SDRDQ174	
			P_SDRDQ175	
			P_SDRDQ176	
			P_SDRDQ177	
			P_SDRDQ178	
			P_SDRDQ179	
			P_SDRDQ180	
			P_SDRDQ181	
			P_SDRDQ182	
			P_SDRDQ183	
			P_SDRDQ184	
			P_SDRDQ185	
			P_SDRDQ186	
			P_SDRDQ187	
			P_SDRDQ188	
			P_SDRDQ189	
			P_SDRDQ190	
			P_SDRDQ191	
			P_SDRDQ192	
			P_SDRDQ193	
			P_SDRDQ194	
			P_SDRDQ195	
			P_SDRDQ196	
			P_SDRDQ197	
			P_SDRDQ198	
			P_SDRDQ199	
			P_SDRDQ200	
			P_SDRDQ201	
			P_SDRDQ202	
			P_SDRDQ203	
			P_SDRDQ204	
			P_SDRDQ205	
			P_SDRDQ206	
			P_SDRDQ207	
			P_SDRDQ208	
			P_SDRDQ209	
			P_SDRDQ210	
			P_SDRDQ211	
			P_SDRDQ212	
			P_SDRDQ213	
			P_SDRDQ214	
			P_SDRDQ215	
			P_SDRDQ216	
			P_SDRDQ217	
			P_SDRDQ218	
			P_SDRDQ219	
			P_SDRDQ220	
			P_SDRDQ221	
			P_SDRDQ222	
			P_SDRDQ223	
			P_SDRDQ224	
			P_SDRDQ225	
			P_SDRDQ226	
			P_SDRDQ227	
			P_SDRDQ228	
			P_SDRDQ229	
			P_SDRDQ230	
			P_SDRDQ231	
			P_SDRDQ232	
			P_SDRDQ233	
			P_SDRDQ234	
			P_SDRDQ235	
			P_SDRDQ236	
			P_SDRDQ237	
			P_SDRDQ238	
			P_SDRDQ239	
			P_SDRDQ240	
			P_SDRDQ241	
			P_SDRDQ242	
			P_SDRDQ243	
			P_SDRDQ244	
			P_SDRDQ245	
			P_SDRDQ246	
			P_SDRDQ247	
			P_SDRDQ248	
			P_SDRDQ249	
			P_SDRDQ250	
			P_SDRDQ251	
			P_SDRDQ252	
			P_SDRDQ253	
			P_SDRDQ254	
			P_SDRDQ255	
			P_SDRDQ256	
			P_SDRDQ257	
			P_SDRDQ258	
			P_SDRDQ259	
			P_SDRDQ260	
			P_SDRDQ261	
			P_SDRDQ262	
			P_SDRDQ263	
			P_SDRDQ264	
			P_SDRDQ265	
			P_SDRDQ266	
			P_SDRDQ267	
			P_SDRDQ268	
			P_SDRDQ269	
			P_SDRDQ270	
			P_SDRDQ271	
			P_SDRDQ272	
			P_SDRDQ273	
			P_SDRDQ274	
			P_SDRDQ275	
			P_SDRDQ276	
			P_SDRDQ277	
			P_SDRDQ278	
			P_SDRDQ279	
			P_SDRDQ280	
			P_SDRDQ281	
			P_SDRDQ282	
			P_SDRDQ283	
			P_SDRDQ284	
			P_SDRDQ285	
			P_SDRDQ286	
			P_SDRDQ287	
			P_SDRDQ288	
			P_SDRDQ289	
			P_SDRDQ290	
			P_SDRDQ291	
			P_SDRDQ292	
			P_SDRDQ293	
			P_SDRDQ294	
			P_SDRDQ295	
			P_SDRDQ296	
			P_SDRDQ297	
			P_SDRDQ298	
			P_SDRDQ299	
			P_SDRDQ300	
			P_SDRDQ301	
			P_SDRDQ302	
			P_SDRDQ303	
			P_SDRDQ304	
			P_SDRDQ305	
	</			

2.2 Pin Definition

Table 1: ATJ2135 Pin Definition

Pin No.	Pin Name	I/O Type	Driver Capacity	Reset Default	Short Description
1	RTCVDD	PWRI	/		RTC Power VDD
2	LOSCI	AI	/		Low Oscillator Input
3	LOSCO	AO	/		Low Oscillator Output
4	NF_CEB2 /RGB_CE	O	4mA		NAND FLASH Interface CE2 RGB Interface CE
	GPIOA17	BI			GPIOA Port 17
	NF_CEB1 /RGB_CE	O			NAND FLASH Interface CE1 RGB Interface CE
6	SIRQ1	I	2mA		External IRQ 1
	GPIOB31	BI			GPIOB Port 31
7	NF_WR /RGB_WRB	O	8mA		NAND FLASH Interface WR RGB Interface WR
8	NF_RD /RGB_RDB	O	16mA		NAND FLASH Interface RD RGB Interface RD
9	VDD	PWRI	/		VDD
10	VCC	PWRI	/		VCC
11	GND	PWR	/		GND
12	SDRAM_BA0	O	8mA		SDRAM Interface Bank Address0
13	SDRAM_DQ0	BI	8mA		SDRAM Interface Data 0
14	SDRAM_A0	O	8mA		SDRAM Interface Address 0
15	SDRAM_A1	O	8mA		SDRAM Interface Address 1
16	SDRAM_DQ1	BI	8mA		SDRAM Interface Data 1
17	SDRAM_A2	O	8mA		SDRAM Interface Address2
18	SDRAM_A3	O	8mA		SDRAM Interface Address 3
19	SDRAM_DQ2	BI	8mA		SDRAM Interface Data 2

20	SDRAM_A4	0	8mA		SDRAM Interface Address 4
21	SDRAM_A5	0	8mA		SDRAM Interface Address 5
22	SDRAM_DQ3	BI	8mA		SDRAM Interface Data 3
23	SDRAM_A6	0	8mA		SDRAM Interface Address 6
24	SDRAM_VP	PWRI	/		SDRAM Interface Power
25	SDRAM_GND	PWR	/		SDRAM Interface GND
26	SDRAM_DQ4	BI	8mA		SDRAM Interface Data 4
27	SDRAM_A7	0	8mA		SDRAM Interface Address 7
	GPIOA21	BI			GPIOA Port 21
28	SDRAM_A8	0	8mA		SDRAM Interface Address 8
	GPIOA22	BI			GPIOA Port A 22
29	SDRAM_DQ5	BI	8mA		SDRAM Interface Data 5
30	SDRAM_A9	0	8mA		SDRAM Interface Address 9
	GPIOA23	BI			GPIOA Port 23
31	SDRAM_A10	0	8mA		SDRAM Address 10
	GPIOA24	BI			GPIOA Port 24
32	SDRAM_DQ6	BI	8mA		SDRAM Interface Data 6
33	SDRAM_A11	0	8mA		SDRAM Interface Address11
	GPIOA25	BI			GPIOA Port 25
34	SDRAM_DQ7	BI	8mA		SDRAM Interface Data7
35	SDRAM_WEB	0	8mA		SDRAM Interface Write Enable
	GPIOA20	BI			GPIOA Port 20
36	SDRAM_DQ8	BI	8mA		SDRAM Interface Data 8
37	SDRAM_A12	0	8mA		SDRAM Interface Address12
	GPIOA26	BI			GPIOA Port 26
38	SDRAM_DQ9	BI	8mA		SDRAM Interface Data 9
39	SDRAM_DQ10	BI	8mA		SDRAM Interface Data10
40	SDRAM_DQ11	BI	8mA		SDRAM Interface Data11
41	SDRAM_DQ12	BI	8mA		SDRAM Interface Data 12

42	SDRAM_RASB	0	8mA		SDRAM Interface RAS
	GPIOA18	BI			GPIOA Port 18
43	SDRAM_CASB	0	8mA		SDRAM Interface CAS
	GPIOA19	BI			GPIOA Port 19
44	SDRAM_DQ13	BI	8mA		SDRAM Interface Data13
45	SDRAM_CS _B	0	8mA		SDRAM Interface CS
46	SDRAM_GND	PWR	/		SDRAM Interface GND
47	SDRAM_VP	PWRI	/		SDRAM Interface Power
48	SDRAM_CK	0	16mA		SDRAM Interface Clock
49	SDRAM_CKE	0	16mA		SDRAM Interface Clock Enable
50	SDRAM_LDQM	0	8mA		SDRAM Interface LDQM (for 16bits SDRAM)
51	SDRAM_DQ14	BI	8mA		SDRAM Data14
52	SDRAM_DQM/UD QM	0	8mA		SDRAM Interface DQM (for 8bits SDRAM) SDRAM Interface UDQM (for 16bits SDRAM)
53	SDRAM_DQ15	BI	8mA		SDRAM Interface Data15
54	V _{BUS}	I	/		V _{BUS}
55	UVCC	PWR	/		UVCC
56	DP	BI	/		Data Plus
57	DM	BI	/		Minus
58	UGND	PWR	/		UGND
59	RREF	AO	/		Reference Resistance
60	AGNDP	PWR	/		AGND
61	AVDDP	PWR	/		AVDD
62	UGNDS	PWR	/		UGND
63	UVCCS	PWR	/		UVCC
64	MICINL	AI	/		Microphone In Left Channel
65	VMIC	AI	/		Microphone Power Supply

66	FMINR	AI	/		FM In Right Channel
67	FMINL	AI	/		FM in Left Channel
68	AGND	PWR	/		Audio Analog GND
69	AVCC	PWRO	/		Audio Analog VCC
70	VRDA	AO	/		Audio DAC Voltage Reference
71	VREFI	AI	/		Voltage Reference Input
72	PAGND	PWR	/		Audio PA GND
73	AOUTR	AO	/		Audio output Right Channel
74	PAVCC	PWRO	/		Audio PA VCC
75	AOUTL	AO	/		Audio output Left Channel
76	AVDD	PWRO	/		Audio VDD
77	HOSCO	AO	/		High Oscillator Output
78	HOSCI	AI	/		High Oscillator Input
79	VCC	PWRI	/		VCC
80	KSIN[2]	BI	2mA		Key Scan Input2
	GPIOA10	BI			GPIOA Port 10
81	KS_OUT[2]	BI	2mA		Key Scan output 2
	GPIOB22	BI			GPIOB Port 22
82	KS_IN[1]	BI	2mA		Key Scan Input 1
	GPIOA9	BI			GPIOA Port 9
83	KS_OUT[1]	BI	2mA		Key Scan Output 1
	GPIOA13	BI			GPIOA Port 13
84	KS_IN[0]	BI	2mA		KEY Scan in 0
	GPIOA8	BI			GPIOA Port 8
85	KS_OUT[0]	BI	2mA		Key Scan Output 0
	GPIOA12	BI			GPIOA Port12
86	NF_CEB3	O	4mA		NAND FLASH Interface CE3
87	RESETB	I	/		System RESET
88	TEST /CLKOUT	I	/		TEST FM Module Clock out

89	I2C1_SDA /UART2IR_RX	BI	2mA		I2C1 Interface SDA UART2 or IrDA Interface RX
	GPIOA7	BI			GPIOA Port 7
90	I2C1_SCL /UART2IR_TX	BI	2mA		I2C1 Interface SCL UART2 or IrDA Interface TX
	GPIOA6	BI			GPIOA Port 6
91	BL_NDR	AO	/		Back Light NDR
92	REM_CON	AI	/		Remote Control ADC input
93	BL_FB	O	/		Back Light Feed Back
94	IO_VDD	PWR	/		POW Pin IOVDD
95	LXVDD	PWR	/		POW Pin LXVDD
96	PGND	PWR	/		POWER MOS GND
97	PGND	PWR	/		POWER MOS GND
98	LXVCC	PWR	/		POW Pin LXVCC
99	IO_VCC	PWR	/		POW Pin IOVCC
100	BAT	PWRI	/		Battery input
101	DC5V	PWRI	/		DC5V input
102	VCC	PWRIO	/		VCC
103	VDD	PWRIO	/		VDD
104	VCCOUT	PWRO	/		Programmed VCC output
105	GND	PWR	/		GND
106	SD_CLK /CE6	O	16mA		SD CARD Interface CLOCK LCD Interface CE6
	GPIOB29	BI			GPIOB Port 29
107	NF_ALE /RGB_WD[0]	O	4mA		NAND FLASH ALE RGB Interface Data0
	GPIOAO	BI			GPIOA Port 0
108	NF_RB /RGB_WD[9]	O	4mA		NAND FLASH Interface Ready/Busy RGB Interface Data 9
	GPIOA1	BI			GPIOA Port 1

109	NF_CLE /RGB_RS /SD_CMD	O	4mA		NAND FLASH Interface CLE RGB Interface RS SD card Interface CMD
	GPIOA2	BI			GPIOA Port 2
110	NF_D[8] /RGB_WD[1] /SD_DAT[0]	BI	4mA		NAND FLASH Data 8 RGB Interface Data 1 SD Card Interface Data 0
111	NF_D[9] /RGB_WD[2] /SD_DAT[1]	BI	4mA		NAND FLASH Interface Data 9 RGB Interface Data 2 SD Card Interface Data 1
112	NF_D[10] /RGB_WD[3] /SD_DAT[2]	BI	4mA		NAND FLASH Interface Data 10 RGB Interface Data 3 SD Card Interface Data 2
113	NF_D[11] /RGB_WD[4] /SD_DAT[3]	BI	4mA		NAND FLASH Interface Data 11 RGB Interface Data 4 SD Card Interface Data 3
114	NF_D[12] /RGB_WD[5] /SD_DAT[4]	BI	4mA		NAND FLASH Interface Data 12 RGB Interface Data 5 SD Card Interface Data 4
115	NF_D[13] /RGB_WD[6] /SD_DAT[5]	BI	4mA		NAND FLASH Interface Data 13 RGB Interface Data 6 SD card Interface Data 5
116	NF_D[14] /RGB_WD[7] /SD_DAT[6]	BI	4mA		NAND FLASH Interface Data 14 RGB Interface Data 7 SD card Interface Data 6
117	NF_D[15] /RGB_WD[8] /SD_DAT[7]	BI	4mA		NAND FLASH Interface Data 15 RGB Interface Data 8 SD card Interface Data 7
118	NF_CEBO	O	4mA		NAND FLASH Interface CEO
	GPIOA16	BI			GPIOA Port 16

119	VDD	PWRI	/		VDD
120	NF_D[0] /RGB_WD[10]	BI	4mA		NAND FLASH Data 0 RGB Interface Data 10
121	NF_D[1] /RGB_WD[11]	BI	4mA		NAND FLASH Interface Data 1 RGB Interface Data 11
122	NF_D[2] /RGB_WD[12]	BI	4mA		NAND FLASH Interface Data 2 RGB Interface Data 12
123	NF_D[3] /RGB_WD[13]	BI	4mA		NAND FLASH Interface 3 RGB Interface Data 13
124	NF_D[4] /RGB_WD[14]	BI	4mA		NAND FLASH Data 4 RGB Interface Data 14
125	NF_D[5] /RGB_WD[15]	BI	4mA		NAND FLASH Interface Data 5 RGB Interface WD 15
126	NF_D[6] /RGB_WD[16]	BI	4mA		NAND FLASH Data 6 RGB Interface Data 16
127	NF_D[7] /RGB_WD[17]	BI	4mA		NAND FLASH Interface Data 7 RGB Interface Data 17
128	GND	PWR	/		GND

NOTE:

- 1 PWR—Power Supply
- 2 AI—Analog Input
- 3 AO—Analog Output
- 4 O—Output
- 5 I—Input
- 6 BI—Bi-direction
- 7 USCU, USCL—Schmitt Type
- 8 OD—Open Drain
- 9 ABI—Analog Bi-direction

3

Function Description

3.1 Functional Block Diagram




Figure 2: ATJ2135 Functional Block Diagram

3.2 Memory Map

Altogether 4G memory map; user mode 512M: 00000000~1FFFFFFF.

Table 2: ATJ2135 Physical Memory Map

ATJ2135 Physical Memory Map			
Start	End	Size (M)	Function
0x00000000	0x0FFFFFFF	256	SDRAM Space
0x10000000	0x11FFFFFF	32	IO Device
0x12000000	0x13FFFFFF	32	Reserved
0x14000000	0x17FFFFFF	64	IO Device/MEM
0x18000000	0x1FFFFFFF	128	MEM (boot)
IO Map			
Start	End	Size (K)	Function
0x10000000	0x1000FFFF	64	PMU/LRADC
0x10010000	0x10017FFF	32	CMU/HOSC
0x10018000	0x1001FFFF	32	RTC/LOSC/WD
0x10020000	0x1002FFFF	64	Interrupt Controller
0x10030000	0x10037FFF	32	Reserved
0x10038000	0x1003FFFF	32	Reserved
0x10040000	0x1004FFFF	64	32Bit Risc Core Performance CNT
0x10050000	0x1005FFFF	64	DSP Control
0x10060000	0x1006FFFF	64	DMA Controller
0x10070000	0x1007FFFF	64	SDRAM Controller
0x10080000	0x1008FFFF	64	MCA
0x10090000	0x1009FFFF	64	Reserved
0x100A0000	0x100AFFFF	64	FLASH I/F
0x100B0000	0x100BFFFF	64	SD IF
0x100C0000	0x100CFFFF	64	MHA
0x100D0000	0x100DFFFF	64	Reserved
0x100E0000	0x100EFFFF	64	USB
0x100F0000	0x100FFFFFF	64	YVU2RGB

0x10100000	0x1010FFFF	64	DAC+PA
0x10110000	0x1011FFFF	64	ADC
0x10120000	0x1012FFFF	64	Reserved
0x10130000	0x1013FFFF	64	Reserved
0x10140000	0x1014FFFF	64	Reserved
0x10150000	0x1015FFFF	64	Reserved
0x10160000	0x1016FFFF	64	Reserved
0x10160000			IR
0x10170000	0x1017FFFF	64	Reserved
0x10180000	0x1018FFFF	64	IIC
0x10190000	0x1019FFFF	64	Reserved
0x101A0000	0x101AFFFF	64	Key Scan
0x101B0000	0x101BFFFF	64	Reserved
0x101C0000	0x101CFFFF	64	GPIO
0x101D0000	0x101DFFFF	64	Reserved
0x101E0000	0x101EFFFF	64	Reserved
0x101F0000	0x101FFFFFF	64	Reserved
		2048	SUM
0x10200000	0x11FFFFFF		Reserved

IO/MEM Map

Start	End	Size (K)	Function
0x14000000	0x1403FFFF	256k	Reserved
0x14040000	0x1405FFFF	128k/96k	DSP mode 24bit Wide (128k) MIPS mode 32bit Wide (96k)
0x140600000	0x17FFFFFF		Reserved

MEM (LCD and LAN) Map

Start	End	Size (M)	Function
0x18000000	0x18FFFFFF	16M	Reserved
0x19000000	0x19FFFFFF	16M	Reserved
0x1A000000	0x1AFFFFFF	16M	Reserved
0x1B000000	0x1BFFFFFF	16M	Reserved
0x1C000000	0x1CFFFFFF	16M	CE3 (LCD)
0x1D000000	0x1DFFFFFF	16M	CE2 (LAN)

0x1E000000	0x1FFFFFFF	16M	Reserved
0x1F000000	0x1FFFFFFF	16M	CEO (BROM)

3.3 CMU

ATJ2135 supports two oscillator inputs: 24M and 32.768K.

Clock Management Unit (CMU) can be driven by a 24M high oscillator and a 32.768k low oscillator.

It provides:

- Four main clocks: MIPS core clock, DSP clock, AHB bus clock, APB bus clock;
- A low oscillator and a real time clock (RTC) module with alarm function.

ATJ2135 has a built-in Watch-Dog circuit.

Two 24bit timers are integrated in this IC. User may select either low or high oscillator as the source.

3.3.1 CMU/HOSC Description

ATJ2135 system is driven mainly by four clocks.




Figure 3: ATJ2135 Clock Diagram

The four main clocks and a special clock for module are managed by CMU. The CMU framework is as follows. Core_Clk is used only in CMU module.




Figure 4: CMU Framework

The DMA special channel clock configuration is in DMA blocks. The SPECIAL CLK framework is as follows:




Figure 5: SPECIAL CLK Framework

3.3.2 RTC/LOSC/Watch Dog/Timers Block

ATJ2135 has a low frequency oscillator, which can choose a built-in source or an external one. Meanwhile the chip also has RTC (Real Time Clock) with an alarm IRQ. The alarm IRQ can wake up the system. For the purpose of protection, a watch dog circuit is also available in the chip.

The block diagram is as follows. There are two Timers, namely, Timer0 and Timer1, which can only count down. The clock of the Timer is APB.




Figure 6: Watch Dog/RTC/Timers Block Diagram

3.4 Interrupt Controller

Interrupt controller supports 32 interrupt sources. It can generate five outputs as interrupt requests 0, 1, 2, 3 and 4. Each of these outputs is connected to CPU core; the following table shows the interrupt controller's connections to CPU.

Table 3 Interrupt Controller Connects to CPU

Interrupt Controller Requests	CPU Interface	CPU Interrupt Request
Request 0	SI_INT[0]	IP2
Request 1	SI_INT[1]	IP3
Request 2	SI_INT[2]	IP4
Request 3	SI_INT[3]	IP5
Request 4	SI_INT[4]	IP6

3.4.1 Interrupt Controller Logic

The following shows the interrupt controller logic. Where applicable, the names in the diagram correspond to bit n in the relative control register.




Figure 7: Interrupt Controller Logic

3.4.2 Interrupt Source

Table 4 shows all the interrupt sources. Please refer to the respective peripheral sections for the details on the interrupt sources.

Table 4: Interrupt Sources

Interrupt Number	Sources	Type
0	MCA	High Level
1	Reserved	High Level
2	SD/MMC	High Level
3	MHA	High Level
4	USB	High Level
5	DSP	High Level
6	Reserved	High Level
7	PC (Performance Counter)	High Level
8	2Hz/WatchDog	High Level
9	TIMER1	High Level
10	TIMER0	High Level
11	RTC	High Level
12	DMA	High Level
13	Key	High Level
14	External	High Level
15	Reserved	High Level
16	Reserved	High Level
17	IIC2	High Level
18	IIC1	High Level
19	Reserved	High Level
20	Reserved	High Level
21	ADC	High Level
22	DAC	High Level
23	Reserved	High Level
24	NAND	High Level
25	Reserved	High Level
26	YUV2RGB	High Level
27	Reserved	High Level
28	Reserved	High Level
29	Reserved	High Level
30	Reserved	High Level
31	Reserved	High Level

3.4.3 External Interrupt Sources

Interrupt controller has two external interrupt sources, which are input from SIRQ0/1 and can be configured as level or edge-triggered interrupt. When using external interrupt source, the corresponding multi-function pad must be set as input mode. Figure 7 shows the external interrupt 0 logic. External interrupt 1 has the similar logic.




Figure 8: External Interrupt 0 Logic

3.5 PMU/DC-DC Converter

3.5.1 Description

ATJ2135 PMU includes:

- Two DC/DC Converters, both can work in buck & boost mode. The output voltages are 3.1V and 1.6V, and programmable.
- Two regulators, whose output voltages are 3.1V and 1.6V, and programmable.
- A bias current generator.
- An Oscillator, outputs a 600KHz for DC-DC converters and a 32KHz for RTC.
- 6 bits low speed ADC, whose input range is from 0.7V to 1.5V, monitors batteries voltage and battery.
- 4 bits low speed ADC, whose input range is form 0V to 3.1V, monitors remote control signal.
- Battery charger, support Li+ battery.

- VCC voltage detector, VDD voltage detector, Power OK signal (PWROK) generator.
- A PFM - Modulated high voltage DC/DC converters for LED.

PIN in PMU

- DC-DC1 PIN: LX_VCC, IO_VCC.
- DC-DC2 PIN: LX_VDD, IO_VDD.
- High voltage regulator input and output PIN: DC5V, VCC
- Low voltage regulator output PIN: VDD
- Battery input/output PIN: BAT
- DC-DC NMOS ground: PGND
- ECL PFM DC/DC PIN: BL_LX, BL_FB
- External power PIN: VCCOUT

PMU Working Mode

- Li+ Battery, 2 Inductors
- Li+ Battery, 1 Inductor for VCC
- Li+ Battery, 1 Inductor for VDD
- Li+ Battery, No Inductor
- External power

3.5.2 DC/DC Converter and Regulator

There are two DC-DC converters and two Regulators in ATJ2135. Each DC-DC converter can work in buck and boost mode for different input voltage. It also can work in PFM or PWM modulation for different load current. An ECL PFM converter is built-in.

Table 5: DC/DC Converters & Regulators—Power Mode Set

DC5V>4.3V	DC-DC1	DC-DC2	Regulator1	Regulator2	Description
N (No)	Buck	Buck	N	N	Li+, 2 Inductors
N	Buck	N	N	From BAT	Li+, 1 Inductor for VCC
N	N	Buck	From BAT	N	Li+, 1 Inductor VDD
N	N	N	From BAT	From BAT	Li+, No Inductor
Y(Yes)	N	N	From DC5V	From VCC	External power

Table 6: ATJ2135 PMU Slave—Power Mode

DC5V>4 3V	DC-DC 1	DC-DC 2	Regulator1	Regulator2	BAT	Description
N	N	N	N	N	VCC/ VDD	External VCC External VDD
N	N	N	N	From VCC	VCC/ VDD	External VCC Internal VDD
N	Form VDD	N	N	N	VDD	Internal VCC External VDD
N	N	N	N	N	VCC	External VCC External VDD
N	N	N	N	From VCC	VCC	External VCC Internal VDD
N	N	From VCC	N	N	VCC	External VCC Internal VDD
N	From VDD	N	N	N	VDD	Internal VCC External VDD
N	N	N	N	N	VCC	External VCC External VDD
N	N	From VCC	N	N	VCC	External VCC Internal VDD
N	N	N	N	From VCC	VCC	External VCC Internal VDD
Y	N	N	From DC5V	From VCC	*	Internal VCC Internal VDD

Table 7: DC/DC Converters & Regulators—Loading Capacity

Block name	Loading
DC-DC1	3.3V, 200mA @ BAT=1.2/1.5/2.4/3.0V, boost mode
	3.3V, 200mA @ BAT=4.2V, buck mode
DC-DC2	1.8V, 200mA @ BAT=1.2/1.5V, boost mode
	1.8V, 250mA @ BAT=2.4/3.0V, buck mode
ECL PFM	11–16V, 20–30mA
Regulator1	3.3V, 200mA @ BAT=4.2V
Regulator2	1.8V, 200mA @ BAT=4.2V




Figure 9: DC/DC Converters & Regulator-Block Map

3.5.3 Battery Monitor and Temperature Monitor

There is a low speed 6 bits ADC in ATJ2135 for Battery Monitor and Temperature Monitor. Temperature sensor is a built-in Li+ battery with one end connected to the battery's negative end.

Table 8: Relationship between Battery Type & ADC Input Range

Battery type	Internal Voltage divider for battery	Input range
1 Li+	1/3	1.0-1.4

3.5.4 Remote Control ADC

There is a low speed 4 bits ADC in ATJ2135 for remote control. The input range is from 0 to AVCC.

3.5.5 Charger Circuits

- Constant current charge
Default is 200mA; software can set control bit to change it.
- Constant voltage charge for Li+ battery.
- Battery voltage
Li-ION's voltage range is from 2.9V to 4.2V
- Charge Style
Linear charger for Li+ battery;
UVLO changes from low go high at 4.3V, high go low at 3.75V.

3.5.6 PWM Back-light IC Control

In ATJ2135 PMU, a programmable PWM signal generator is integrated for PWM Back-light IC. Application diagram is as follow:




Figure 10 PWM Back-light IC Application diagram

The built-in block diagram is as follow. There are 8 clock source of the PWM can be configured.

The pwm signal can be programmed up to 32-level duty. All together, 8 frequencies PWM signal can be output. They are 1k, 500, 250, 125, 94k, 47k, 23k, 12k.These frequencies can meet most PWM back light IC application.




Figure 11 PWM Block diagram

3.5.7 Signal Description

- Power mode configuration PIN: PWRM [1:0].
- DC-DC1 PIN: LX_VCC, IO_VCC.
- DC-DC2 PIN: LX_VDD, IO_VDD.
- High voltage regulator input and output PIN: DC5V, VCC
- Low voltage regulator input and output PIN: VDD
- Battery input/output PIN: BAT
- Temperature monitor input PIN: TEMP
- DC-DC NMOS ground: PGND
- BL PFM DC/DC PIN: BL_NDR, BL_FB

3.6 32-BIT RISC Core

The core follows MIPS 4KEc SPEC. This chapter describes the features of RISC Core which are not implemented or different from MIPS 4KEc SPEC.

3.6.1 Coprocessor 0

In MIPS architecture, CPO is responsible for the virtual-to-physical address translation and cache protocols, the exception control system, the processor's diagnostics capability, the operating modes (kernel, user and debug) and whether interrupts are enabled or disabled.

3.6.2 Exceptions

The chip implements MIPS 4KEc compliant exception scheme. The scheme consists of the exception vector entry points in both KSEG0 and KSEG1, and the exception code (ExcCode) encodings the nature of the exception. The exception causes include interrupts, debug, execution error conditions, control conditions, and MMU conditions.

The chip implements a MIPS 4KEc compliant interrupt mechanism in which eight interrupt sources are presented to the core. Each interrupt source individually is able to either enable or disable the core from detecting the interrupt. Interrupts are generated by software, integrated interrupt controller, and timer, as noted in Table 9.

Table 9: CPU Interrupt Sources

Interrupt Sources	Interrupt request	Interrupt Mask
-------------------	-------------------	----------------

Software Interrupt 0	IPO	IMO
Software Interrupt 1	IP1	IM1
Interrupt Controller	IP2~IP6	IM2~IM6
Timer	IP7	IM7

3.6.3 Performance Counters

Performance counters are typically configurable to allow the counting of a variety of processor events. The counters can be read and configured by software. Monitoring software can periodically read the registers or can be configured to signal an interrupt when the counter overflows. A system designer can use performance counters to profile software and hardware performance.

On this chip two performance counters are configurable to count one or two MIPS 4KEc core events, which are fetched from Performance Monitoring (PM) interface or EC bus interface. Therefore the relative frequency of different events can be compared to a large sample set, for example, the ratio of D-cache hits to misses, or the ratio of micro TLB misses to instructions completed. Figure 9 shows the performance counters block diagram.




Figure 12: Performance Counters Block Diagram

3.6.4 Other Reference

Please refer to MIPS32. 4KEc. Processor Core Datasheet: [MD00111-2B-4KEC-DTS-02.00.pdf](#)

3.7 SDRAM Interface

SDRAM interface can support both SDRAM (Synchronous DRAM) and Mobile SDRAM. It has the following features:

- Supports SDRAM and Mobile SDRAM
- Separate I/O power supply supporting 1.8V, 2.5V and 3.3V
- Supports 3.3V SDRAM of clock frequency up to PC100
- Supports 3.3V SDRAM of capacity up to 512Mbits
- Supports 3.3V/2.5V/1.8V Mobile SDRAM of Clock frequency up to PC100
- Supports 3.3V/2.5V/1.8V Mobile SDRAM of capacity up to 512Mbits
- Fourteen address signals including two bank addresses
- Access to SDRAM in Byte, Half a Word are supported
- Supports up to 22 address bits, 12 for row address, and 10 for column address
- Three clock sources to be chosen for different application
- Priority of transferring through special channel or AHB bus is programmable
- Supports random read or write operation

3.7.1 SDRAM Signals

Table 10: SDRAM Signals

Symbol	Type	Function
CK, CK#	O	Clock output: CK is clock output. All outputs are sampled on the positive edge of CLK.
CKE	O	Clock enable output
CS#	O	Chip select output
RAS#,CAS#,WE#	O	Command outputs
DM (UDQM) (LDQM)	O	Output data mask
BA0~BA1	O	Bank address outputs
A0~A12	O	Address outputs
DQ	I/O	Data input/ output: bi-directional data bus.
NC		No connect: No internal electrical connection is present.
VDDQ	PWR	DQ power supply: For SDRAM, voltage: 3.3V +/- 0.3V For Mobile SDRAM, voltage: 3.3V or 2.5V or 1.8v
VSSQ	PWR	DQ ground
VDD	PWR	Power supply:

		For SDRAM, voltage: 3.3V +/- 0.3V For mobile SDRAM, voltage: 3.3V or 2.5V or 1.8v
VSS	PWR	Ground

Note:

1: I for Input

2: O for Output

3: PWR for Power Supply Signal

4: Typical logic high voltage of all input or output depends on the value of SV bits in SDRAMPARA register. If SV bits are set to be 1, select 3.3v, and 10 for 2.5v, 01 for 1.8v.

3.8 SRAM on Chip

ATJ2135 has 96k-byte SRAM which can map 24k*32bit (for MIPS) or 32k*24bit (for DSP). It can be operated in byte and possesses BIST test function.

3.9 BROM

Built-in boot ROM in ATJ2135. MIPS can be selected to boot up from Boot ROM.

3.10 DMA/Bus Arbiter

ATJ2135 DMA controller contains 8 tasks, which are divided into two types, bus DMA and special channel DMA. System bus adopts the subset of AMBA bus protocol. The bus topology is as follows:




Figure 13: Bus Topology

There are six slaves with double ports, the system bus and DMA special port. They are:

SDRAM, DSPMEM, NAND, SD, USB and YUV.

Other slaves are only with system bus, or APB bus. They are: DAC, ADC.

3.10.1 DMA Architecture

DMA controller in ATJ2135 is a special master with four independent special channels to high-speed AHB slaves. Since these six special slaves have two access ports, the slave has to decide which port enjoys higher priority. A register in the slave to set which port enjoys

higher priority.

Each DMA task can be set as priority.

DMA0~DMA3 can be transferred through bus only, DMA4~DMA7 can be transferred only through the special channel.




Figure 14: DMA Architecture

The slave perhaps has two DRQ and DACK.

Some slave devices have address bus, such as SDRAMIF, SRAMOC while others do not have one, such as FLASH port. However, the control register can be accessed through AHB bus, no matter through the special channel access or not.

3.10.2 DMA Bus Timing




Figure 15: DMA Basic Bus Timing




Figure 16: DMA Bus Timing with Wait States




Figure 17: DMA Bus Burst Timing

3.11 24-BIT DSP Core

3.11.1 Features

DSP Core has the following features:

- Read ADC data directly
- Write some DAC/ADC control register
- With Byte selection function
- 24bit instruction and data bus
- 1 instruction per machine cycle
- Maximum 96 (=12x8) Million Instructions Per Second (MIPS) and extra mass production margin
- One 56bit MAC result register including extension byte
- Parallel 24 x 24 bits multiply-accumulate in 1 instruction cycle
- Fractional and integer arithmetic with rounding mode
- Hardware nested DO loops up to 4 layers
- 16K x 24 bits of Access Program Memory space (IPM)
- 16K x 24 bits of Access Data Memory space (IDM)
- 8bit Parallel Host Interface Port
- Independent Arithmetic/Logic (ALU), Multiplier/Accumulator (MAC) and Barrel Shifter (BASH) Computational Units

- Two Independent Data Address Generators (DAGS)
- Automatic Booting of Internal Program Memory through Host Interface Port (HIP)
- Stand-alone ROM Execution (Optional)
- Built-in Debug Support Unit (DSU)
- Full static design for operating frequencies up to 96MIPS or down to 0 Hz
- On-chip Harvard architecture permitting simultaneous accessed to PM and DM

3.11.2 Block Diagram




Figure 18: 24-Bit DSP Core Block Diagram

3.12 Media Hardware Accelerator (MHA)

3.12.1 Description

MHA (Media Hardware Accelerator) is a coprocessor for image or video processing. It supports the following processing: DCT (Discrete Cosine Transform), IDCT (Inverse DCT), Q (Quantization), IQ (Inverse Q), IDRO (Input Data Reorder), ODRO (Output Data Reorder), LS (Level Shift) and ILS (Inverse Level Shift). Table 11 shows all the processing and their applications.

Table 11: Functions and Application of MHA

Applications Processing	JPEG/ Move JPEG Encoder	JPEG/ Move JPEG Decoder	MPEG4 /H2.63 Encoder	MPEG4 Decoder	H.263 Decoder
DCT	Y	-	Y	-	-
IDCT	-	Y	-	Y	Y
JPEG Q	S	-	-	-	-
JPEG IQ	-	S	-	-	-
H.263 IQ	-	-	-	S	S
MPEG4 IQ	-	-	-	S	-
IDRO	-	S	-	-	-
ODRO	S	-	-	-	-
LS	S	-	-	-	-
ILS	-	S	-	-	-

Note: Y is necessary processing; S is optional processing; - is unused processing.




Figure 19: How to Use MHA in a System

3.12.2 Features

- When MHA is busy, RISC can access to the other blocks.
- MHA has dual multipliers.
- MHA data buffer can be accessed with DMA, without the special channel.
- MHA can be controlled by MCU with IO registers, and its status can read by MCU at any time.
- MHA will send interrupt signal to MCU when one or more blocks accomplish the processing. The block number can be set as a maximum of 8.
- MHA supports 8bit per sample mode and 9bit per sample mode processing. For 8bit mode, the valid width of DCT input data is 8bit and output data is 11bit, the valid width of IDCT input data is 11bit and output data is 8bit. For 9bit mode, the valid width of DCT input data is 9bit and output data is 12bit, the valid width of IDCT input data is 12bit and output is 9bit.
- MHA has two modes for input data and output data: normal order mode and "Z" scanning mode.
- MHA can enable or disable level shift or inverse level shift processing.
- MHA supports optional Q and IQ processing: JPEG Q and IQ, H.263 IQ, MPEG4 IQ. In every Q or IQ processing, it can be chosen from one of 4 Q tables, which is stored in normal order mode.
- Division is replaced by multiplication to reduce the hardware area; since its result equals the dividend multiply the divisor's reciprocal.
- There are two 512x16bits buffer blocks within the MHA. They are used in turn by IO registers. When one block is used for data processing, the other one can be used for data transfers.
- The MHA can accomplish one block processing within 3us, which can satisfy the MJPEG (4:2:0) encoding or decoding with 640x480 30fps or 720x576 25fp.
- MHA data bus is 32bit width, which contains two data of 16bit.

3.12.3 Block Diagram




Figure 20: MHA Block Diagram

3.13 Motion Compensation Accelerator (MCA)

3.13.1 Description

MCA (Motion Compensation Accelerator) is applied to the interpolation process of the motion compensation in inter block decoding process of WMV, which is required by progressive P frame and B frame decoding. It accepts various types of pixel blocks from the reference frame in progressive mode to produce 8x8 or 16x16 interpolated block based on WMV interpolation technology. The following figure indicates how to use MCA in a system.




Figure 21: Application Example of MCA

3.13.2 Features

- Supports Interpolations of blocks in both P frame and B frame in progressive mode
 - Supports 8x8 and 16x16 interpolated block output
 - Support Bilinear and bicubic filter
 - Support Half-pel and quarter-pel precisions
 - Two buffer blocks with 38x20x8 bits respectively, and the size of read and write is word.
 - SPRAM with 16x19x14 bits for temporary data in two-dimension interpolation
 - In P frame and B frame with backward and forward prediction mode, about one clock is needed for generating one subpixel with one-dimension bilinear and bicubic interpolation.
 - In B frame with direct and interpolated prediction mode, about two clocks is needed for generating one subpixel with one-dimension bilinear and bicubic interpolation.
 - In P frame and B frame with backward and forward prediction mode, less than 228 clocks is needed for two-dimension bicubic interpolation of 8x8 block, and less than 700 clocks is needed for two-dimension bicubic interpolation of 16x16 block.
 - In B frame with direct and interpolated prediction mode, the number of clock is about twice more than the number in P frame for two-dimension bicubic interpolation of 8x8 block and 16x16 respectively.

3.13.3 Block Diagram

MCA consists of controller, interpolation processor, rounding & saturation, SPRAM and B1/B2 RAM, as in Figure 19.




Figure 22: MCA Block Diagram

3.14 NAND FLASH Interface

The general purpose of NAND FLASH Interface controller is a State Machine configurable interface to external NAND FLASH/SMC. The highly configurable and flexible interface can be used in most readily available NAND FLASH devices. The FLASH data bus can be configured to be 8bit or 16bit access.

FLASH State Machine provides automatic timing control for data read and write through signal line. The interface automatically maintains proper CLE, ALE and CE setup and properly holds up read/write DMA. The Controller will transfer the data between Int-RAM memory and ext-FLASH memory by either MCU or DMA.

Controller Module can monitor the interval transitions of the NAND FLASH device's Ready/Busy signal. It includes an interrupt that can monitor the rising edge of busy signal and can be set to generate a timeout interrupt if the NAND FLASH device is hung up.

The controller can support SLC/MLC NAND FLASH as well as Hamming ECC and Reed-Solomon ECC.

3.15 SD/MMC Interface

SD/MMC Interface is based on MMC card SPEC 4.1 and is compatible with SD memory card physical layer SPEC version 1.01. Multimedia Card/SD is a serial input/output interface to send command and receive data. Its features are as follows:

1. Supports SD memory card, MMC memory card.
2. Supports 1bit, 4bit, 8bit, bus mode.
3. Clock max rate up to 52MHz.
4. Data transfer FIFO and DMA control.
5. Read /Write CRC Status Hardware checked automatically.

3.16 YUV2RGB Interface

The module performs the image data transfer from frame buffer to LCD panel. It accelerates the frame data displayed by hardware operation. It is optional and mainly used in movie decoding. The processes include:

1. Up-sampling from YUV 422 to YUV 444
2. Change from YUV / YCbCr to RGB (8,8,8) format

YCbCr to RGB:

$$\begin{aligned} R &= Y + 1.402 * (Cr - 128) \\ G &= Y - 0.34414 * (Cb - 128) - 0.71414 * (Cr - 128) \\ B &= Y + 1.772 * (Cb - 128) \end{aligned}$$

YUV to RGB:

$$\begin{aligned} R &= Y + 1.14V \\ G &= Y - 0.39U - 0.58V \\ B &= Y + 2.03U \end{aligned}$$

3. Cut down RGB (8, 8, 8) to the RGB format required in LCD Panel.

The following figure shows the YUV2RGB block diagram.




Figure 23: YUV to RGB Decoder Module Block Diagram

3.17 USB2.0 SIE

3.17.1 General Description

AS 2135 USB2.0 device controller is fully compliant with the Universal Serial Bus 2.0 specification. This high performance USB2.0 device controller integrates USB transceiver, SIE, and provides multifarious interfaces for generic MCU, RAM, ROM and DMA controller. So it is suitable for a variety of peripherals, such as: scanners, printers, mass storage devices, and digital cameras. It is designed to be a cost-effective USB total solution.

3.17.2 Features

- ❖ Fully compliant with USB Specification 2.0.
- ❖ UTMI+ level2 Transceiver Macrocell Interface.
- ❖ Supports Session Request Protocol (SRP).
- ❖ Supports full-speed or high-speed in peripheral mode.
- ❖ Supports 4 IN endpoint and 4 OUT endpoint except endpoint0.
- ❖ Supports high-speed high-bandwidth Isochronous and Interrupt transfer.
- ❖ Partially configurable endpoint buffer size, endpoint type and single, double triple or quad buffering.

- ❖ Integrated synchronous RAM as endpoint FIFO.
- ❖ Supports suspend, resume and power managements function.
- ❖ Supports remote wakeup.
- ❖ 32bit AHB bus interface to up.
- ❖ 32bit AHB external DMA master access.

3.18 I2C (2) Interface

ATJ2135 has two I2C Interfaces, which can be configured as either master or slave device. In master mode, it generates the clock (I2C_SCL) and initiates the transactions on the data line (I2C_SDA). The data on the I2C bus is byte-oriented. Multi-Master mode cannot support 10bit address and hi-speed mode. See the [I2C Bus Specification 1995](#) for the details.

Pull-up resistors are necessary on both of the I2C lines as all of the I2C drivers are open drain. External 2k-Ohm resistors are typically used to pull the signals up to VCC.

3.19 UART Interface

ATJ2135 contains UART interface and it has the following features:

- 5-8 Data Bits and LSB first in transmitting and receiving.
- 1-2 stop bits
- Even, Odd, or No Parity
- 8-byte transmit and receive FIFO
- Interrupts for receiving FIFO half full and not empty
- Interrupts for transmit FIFO empty and half empty
- Capable of speeding up to 1.5Mbs to enable the connections with Bluetooth and other peripherals.
- Has Infrared Data Association (IrDA) inputs and outputs (Optional)

Description of RTS/CTS hardware auto-control flow:

When the receiver FIFO level reaches the trigger level of 6 bytes, RTS- will be pulled up to invalid state. The sending UART may send an additional byte after the trigger level is reached (in case the sending UART has another byte to send) because it may not recognize the invalid state of RTS- until it has begun sending the additional byte. RTS- is automatically

reasserted once the receiver FIFO is empty by reading the receiver buffer register. The reassertion signals the sending UART to continue transmitting data.

The transmitter checks CTS- before sending the next data byte. When CTS- is active, the transmitter sends the next byte. To stop the transmitter from sending the following byte, CTS- must be released before the middle of the last stop the bit that is currently being sent.




Figure 24: RTS/CTS Autoflow Control Timing


3.20 IR Interface

IrDA is a standard defined by IrDA consortium (Infrared Data Association). It specifies the way to transfer data via infrared radiation wireless. The IrDA specifications include standards for both the physical devices and the protocols used to communicate with each other. IrDA devices conform to standards IrDA 1.0 and 1.1.

Speed for IrDA v1.0 ranges from 2400bps to 115200bps. Pulse modulation with 3/16 of the length of the original duration of a bit is used. Data format is the same as a serial port asynchronously transmitted word, with a start bit at the beginning.

IrDA v1.1 defines the speed 0.576 and 1.152 Mbps for MIR mode and 4Mbps for FIR mode with 1/4 mark-to-space ratio.

For MIR mode, the basic unit (packet) is transmitted synchronously, with a starting sequence at the beginning. A packet consists of two start words followed by a target address (IrDA devices are assigned numbers by the means of IrDA protocol, so they are able to unambiguously identify themselves), data, CRC-16 and a stop word.



STA: Beginning Flag, 01111110 binary

ADDR: 8 bit Address Field

DATA: 8 bit Control Field plus up to 2045=(2048-3) bytes information Field

FCS: CCITT 16 bit CRC

STO: Ending Flag, 01111110 binary

Figure 25: Packet for MIR Mode

For FIR mode, two bits are encoded in a pulse within one of the four possible positions in time. Therefore the information is carried by the pulse position, instead of pulse existence as in previous modulations. With the bit speed of 4Mbps, the transmitter flashes at 2MHz rate. However, unlike 0.576 and 1.152 Mbps, 4Mbps packets use CRC-32 correction code.




Figure 26: Packet for FIR Mode

ATJ2135 supports SIR, MIR and FIR mode and has 16bit and 32bit hardware CRC generation and detection.

The simultaneous application of UART2 and IR is not allowed since they have some common register.

UART/IR BaudRate (baud rate) must be selected by setting the UART2_CLK_CTL Register of the CMU.

Supports IrDA mode.

Table 12: IR Interface Modes

Mode	Speed	CLK setting	Compliance
SIR	2.4 to 115.2kbps	BaudRate*16=CORE_CLK	IrDA 1.0
MIR	0.576 and 1.152 Mbps	BaudRate*8=CORE_CLK	IrDA 1.1 with error detection
FIR	4 Mbps	24M=CORE_CLK	IrDA 1.1 with error detection

3.21 Key Scan

The Key Scan supports parallel mode and serial mode. The max scan matrix is 16x8. The key scan data FIFO is 4 levels (4*32).

In parallel mode, the max scan matrix is 3x3 and is showed as follows:




Figure 27: Max Key Scan Matrix in Parallel Mode

In the serial mode, one or more external shift register chips should be used. The following is an 8x8 scan matrix.





Figure 28: 8*8 Key Scan Matrix in Serial Mode

Note: KEYSO is PIN KEY01, KEYSCLK is PIN KEY00.

One line Scan timing: the line 7




Figure 29: One Line Scan Timing

The whole timing is as follows:




Figure 30: The Whole Key Scan Timing

In serial mode, two external 8bit shift registers can be used at last, that is to say, the maximum scan matrix is 8x16.

3.22 DAC and Headphone Driver

ATJ2135's internal DAC is an on-chip Sigma-Delta Modulator of which a high performance DAC is composed. DAC interface supports 8-level playback FIFO (16 X 24bit PCM data for L/R channel and variable sample rates, such as 48K/44.1K/32K/24K/22.05K/16K/12K/11.025K/8KHz).




Figure 31: DAC Block Diagram

3.22.1 Framework

DSP ports include data port, RW control, IRQ.

ADC module sends the FIFO DRQ to DSP as DSP_IRQ.

DAC module sends the FIFO DRQ to DSP as DSP_IRQ.




Figure 32: DAC Framework

3.22.2 Block Diagram

ADDA Analog diagram




Figure 33: ADDA Analog Diagram

3.23 ADC

Internal microphone amplifier has gain for recording. VMIC pin is the power supply (2.57V) for microphone.

Audio ADC is a 21bit Sigma-delta Analog-to-digital Converter. Its input source can be selected from MIC amplifier or external FM, and it has two FIFO.

Fs supports 48K/44.1K/32K/24K/22.05K/16K/12K/11.025K/8KHz.

4
Electrical Characteristics

4.1 Absolute Maximum Ratings

Table 13: Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply voltage	VDD	-0.3	VDD+0.3	V
	VCC	-0.3	VCC+0.3	V
Input voltage	V _{IH}	0.9VCC	VCC+0.3	V
	V _{IL}	-0.3	0.1VCC	V
Junction Temperature	T _j		150	°C
Lead Temperature	(Soldering, 10 sec)		260	°C
Storage temperature	T _{stg}	-65	150	°C

Note:

1. TO = 25°C (Operating Temperature)
2. Do not short-circuit two or more output pins simultaneously.
3. Even if one of the above parameters exceeds the absolute maximum ratings momentarily, the quality of the product may be degraded. The absolute maximum ratings, therefore, specify the value exceeding, which the product may be physically damaged. Use the product well within these ratings.
4. The specifications and conditions shown in the DC and AC characteristics are the ranges for normal operation and the quality assurance of the product.

4.2 Capacitance

Table 14: Capacitance

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Input capacitance	C _i	f _c = 1 MHz		20	pF

I/O capacitance	C _{IO}	Unmeasured pins returned to 0 V		20	pF
-----------------	-----------------	---------------------------------	--	----	----

Note: T_O = 25°C, VCC = 0 V.

4.3 DC Characteristics

Table 15: DC Characteristics

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-level output voltage	V _{OH}	I _{OH} = -2 mA	2.4			V
Low-level output voltage	V _{OL}	I _{OL} = 2 mA			0.4	V
High-level input voltage	V _{IH}		0.9VCC		VCC+0.3	V
Low-level input voltage	V _{IL}		-0.3		0.1VCC	V
Input leakage current	I _{LI}	VCC = 3.6 V, VI = VCC, 0 V			<u>±</u> 10	uA
Output leakage current	I _{LO}	VCC = 3.6 V, VI = VCC, 0 V			<u>±</u> 5	uA

Notes:

1. TA = 0 to +70°C, VDD = 1.8 V, VCC = 3.1 V
2. IVDD is a total power supply current for the 2.5 V power supply. IVDD is applied to the LOGIC and PLL and OSC block.
3. IVCC is a total power supply current for the 3.0 V power supply. IVCC is applied to the USB, IO, TP, and AD block.

4.4 PMU

DC/DC Operating Voltages: When Li-ion mode: DC/DC operates with battery as low as 2.8V.

Table 16: System Standby Dissipation

Parameter	MIN (uA)	Typical (uA)	MAX (uA)
IVCC+IAVCC		100	110
IVDD		40	55
IAVDD		3.5	4.5
RTCVDD		1.0 ¹	
		0.3 ²	

IUVCC		150	175
-------	--	-----	-----

Note1: When ex osc is enabled.

Note2: When ex osc is disabled.

Table 17: Vccout Load Capability


Parameter	MIN (mA)	Typical (mA)	MAX (mA)
IVCCOUT	22	25	

Note: the parameter is tested when VCC is 3.1V and VCCOUT is 95%VCC.

Table 18: LRADC Precision

Parameter \ ERROR	MIN	TYPICAL	MAX	Unit
TEMP_ADC	-	-	50	mV
REMO_ADC	-	-	20	mV
BAT_ADC	1AAA	-	20	mV
	2AAA	-	40	mV
	Li-ION	-	50	mV

Figure 34: Efficiency Curve for Backlight Step Up Circuit



It is the ordinary TDK47uH inductor that has been applied in backlight circuit, and the diode is RB491D Schottky.

Figure 35: DC/DC Efficiency Curve 1

(Please refer to the corresponding schematic diagram of reference circuit for DC/DC circuit components)

Li-ION mode: VBAT=3.6V




Figure 36: DC/DC Efficiency Curve 2




Figure 37: Charging Curve—Voltage Characteristics Curve





Figure 38: Charging Curve—Current Characteristics Curve


Note: the above results is measured when charging 270mAh Li-ion battery at the charging current of 200mA.

Table 19: LDO Load Capacity

LDO Input	IVCC			IVDD		
	MIN (mA)	Typical (mA)	MAX (mA)	MIN (mA)	Typical (mA)	MAX (mA)
2.5V				220	240	
3.1V				350	400	
3.6V	320	350		350	400	
4.5V	350	380				
5.0V	420	480				


Note: the parameter is tested when VOUT is 95%VIN.

4.5 AC Characteristics

(To = 0 to +70 °C, VDD = 2 to 3 V, VCC = 2.7 to 3.6 V)


4.5.1 AC Test Input Waveform

Figure 39: AC Test Input Waveform



4.5.2 AC Test Output Measuring Points

Figure 40: AC Test Output Measuring Points




4.6 Reset Parameter

Table 20: Reset Parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Reset input low-level width	t_{WRSL}	RESET# pin	230		us

Figure 41: Reset Timing




4.7 Initialization Parameter

Table 21: Initialization Parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit

Data sampling time (from RESET#)	tss			120	us
Output delay time (from RESET#)	tod			120	us

Figure 42: Initialization Timing



4.8 GPIO Interface Parameter

Table 22: GPIO Interface Parameter

Parameter	Symbol	Condition	MIN.	TYPE	MAX.	Unit
GPIO output rise time	tGPRISE		3		40	ns
GPIO output fall time	tGPFFALL		3		40	ns

Figure 43: GPIO Interface – Output time



Table 23: GPIO Drive

GPIO_X	IoH	IoL	GPIO_X	IoH	IoL
A26	10.7mA	11.5mA	B31	2.3mA	
A25	10.7mA	11.5mA	B29	20.1mA	18.7mA
A24	10.7mA	11.5mA	B22	2.3mA	2.4mA
A23	10.7mA	11.5mA			
A22	10.7mA	11.5mA			


A21	10.7mA	11.5mA			
A20	10.7mA	11.5mA			
A19	10.7mA	11.5mA			
A18	10.7mA	11.5mA			
A17	11.6mA	11.3mA			
A16	11.6mA	11.3mA			
A13	2.3mA	2.4mA			
A12	2.3mA	2.4mA			
A10	2.3mA	2.4mA			
A9	2.3mA	2.4mA			
A8	2.3mA	2.4mA			
A7	2.3mA	2.4mA			
A6	2.3mA	2.4mA			
A2	11.6mA	11.3mA			
A1	11.6mA	11.3mA			
A0	11.6mA	11.3mA			

4.9 Ordinary ROM Parameter

Table 24: Ordinary ROM Parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Data access time (from address) ^{Note}	t_{ACC}	HOSC=24MHz	102		ns
Data access time (from CEx#) ^{Note}	t_{CE}	HOSC=24MHz	82		ns
Data input setup time	t_{DS}	HOSC=24MHz	0		ns
Data input hold time	t_{DH}	HOSC=24MHz	0		ns

Figure 44: Ordinary ROM Parameter



4.10 External System Bus Parameter

Figure 45: External System Bus Timing




Table 25: External System Bus Parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Address setup time (to command signal) ^{Note 1, 2}	t _{xas}	Memory Read	25		ns
	t _{xas}	Memory Write	10		ns

Address hold time (from command signal) ^{Note 1, 2}	t _{XAH}		5		ns
Data output setup time (to command signal) ^{Note 1}	t _{WXDS}		20		ns
Data output hold time (from command signal) ^{Note 1}	t _{WDXH}		10		ns
Data input setup time (to command signal) ^{Note 1}	t _{RXDS}		20		ns
Data input hold time (from command signal) ^{Note 1}	t _{RDXH}		10		ns

Notes: 1. MRD#, MWR# are called the command signals for the External System Bus Interface.

2. T (ns) = 1/ f_{MCUCLK}

4.11 Serial Interface Parameter UART

Table 26: Serial Interface Parameter UART

Pre-scale Value	13		1.625		1	
Baud Rate	Divisor	%Error	Divisor	%Error	Divisor	%Error
600	192	0.16%	-	-	-	-
1200	96	0.16%	-	-	-	-
1800	64	0.16%	-	-	-	-
2000	58	0.16%	-	-	-	-
2400	48	0.16%	-	-	-	-
3600	32	0.16%	256	0.16%	-	-
4800	24	0.16%	192	0.16%	-	-
7200	16	0.16%	128	0.16%	208	0.16%
9600	12	0.16%	96	0.16%	156	0.16%
14400	8	0.16%	64	0.16%	104	0.16%
19200	6	0.16%	48	0.16%	78	0.16%
28800	4	0.16%	32	0.16%	52	0.16%
38400	3	0.16%	24	0.16%	39	0.16%

57600	2	0.16%	16	0.16%	26	0.16%
115200	1	0.16%	8	0.16%	13	0.16%
230400	-	-	4	0.16%	-	-
460800	-	-	2	0.16%	-	-
750000	-	-	-	-	2	0.00%
921600	-	-	1	0.16%	-	-
1500000	-	-	-	-	1	0.00%

Note: Data transfer rate per bit, which is determined by the divisor of the baud-rate generator that is set with UART2 Baud Rate Registers and clock pre scale that is set with UART2 Control Registers

4.12 Bus Operation

Figure 46: Instruction Fetch Timing




Figure 47 Memory Read Timing




Figure 48: Memory Write Timing




Figure 49: IO Read Timing





Figure 50: IO Write Timing




4.13 I2C Interface Parameter

Table 27: I2C Interface Parameter

Parameter	Symbol	Typical		Unit
SCL period	f_{SCL}	100	400	kHz
Clock low time	T_{LOW}	5.0	1.26	us
Clock high time	T_{HIGH}	4.96	1.22	us
Clock rise time	t_r	90	90	ns
Clock fall time	t_f	7.5	8	ns
Data setup time	$t_{SU:DAT}$	3.7	0.68	us
Data hold time	$t_{HD:DAT}$	1.24	740	us
Start hold time	$t_{HD:STA}$	9.2	2.45	us
Start setup time	$t_{SU:STA}$	5.3	1.3	us
Stop setup time	$t_{SU:STO}$	5.3	1.3	us

Figure 51: I2C Interface Timing



4.14 A/D Converter Characteristics

Table 28: A/D Converter Characteristics

(TA = -10 - +70°C, VDD = 1.8 V, VCC = 3.1V, Sample Rate=48KHz)

Characteristics	Min.	Typ.	Max.	Unit
Dynamic Range -40 dBFS Input		91.2		dB
Total Harmonic Distortion+Noise		-81		dB
Frequency Response 20-18KHz			0.5	dB
Input Common Mode Voltage		1.510		Vrms
Full Scale Input Voltage		2.58		Vpp

Figure 52: A/D Converter – Frequency Response Characteristics

Audio Precision

3963B ADC frequency response

10/23/06 10:55:58





Figure 53: A/D Converter – THD+N vs AMP

Audio Precision

3963B ADC thd vs amplitude

10/23/06 10:44:41



Sweep	Trace	Color	Line Style	Thick	Data	Axis	Comment
1	1	Green	Solid	1	Anlr.THD+N Ratio	Left	
1	2	Red	Solid	1	Anlr.THD+N Ratio	Left	

DSP required. Simultaneous THD+N measurement can be made by using both the Analog Analyzer and the DSP Audio Analyzer in THD+N mode (see pg 1). Filters choice is limited in the DSP Analyzer. Set bandwidth for similar range. At low distortion amplitudes the DSP analyzer is limited by the A-D quantization noise and distortion as can be seen here.


A-A THD+N VS FREQ 2-CH.at27

Figure 54: A/D Converter -Small Signal Power Spectrum

Audio Precision

3963B ADC psr @ -40dBFS input

10/23/06 10:53:19



Sweep	Trace	Color	Line Style	Thick	Data	Axis	Comment
1	1	Green	Solid	1	Fft.Ch.1 Ampl	Left	
1	2	Red	Solid	1	Fft.Ch.2 Ampl	Left	

Requires DSP. Analog Analyzer input is A-D converted and analyzed with the FFT Digital analyzer. Signal source may be Generator or external. Click "Sweep Spectrum/Waveform" swap button to switch between frequency and time displays.


A-A FFT.at27

Figure 55: A/D Converter – Linearity

Audio Precision

3963B ADC linear

10/23/06 10:57:35



A-A FFT.at27

4.15 DAC Characteristics

Table 29: DAC Characteristics


Characteristics	MIN.	Typ.	MAX.	UNIT
Dynamic Range -48 dBFS Input		91.5		dB
Total Harmonic Distortion+Noise		-85.5		dB
Full Scale Output Voltage	0.48	0.58	0.72	Vrms
Interchannel Isolation (1k)		-99/-81		dB

Figure 56: DAC -Small Signal Power Spectrum

Audio Precision

3963B DAC psr @ -48dBFS

10/23/06 11:11:13



A-A FFT.at27

4.16 Headphone Driver Characteristics


 $(T_A = -10 \text{ - } +70^\circ\text{C}, VDD = 2.0 \text{ V}, VCC = 3.0 \text{ V, Sample Rate=48KHz, , Volume Level=0x1F})$

Table 30: Headphone Driver Characteristics

Characteristics	MIN.	Typ.	MAX.	UNIT
Dynamic Range		94		dB
Total Harmonic Distortion+Noise		-90		dB
Output Common Mode Voltage		1.516		Vrms
Full Scale Output Voltage@-70dB thd+n		1.77		Vpp
Output Power @16ohm		24		mW

Figure 57: Headphone Driver-Frequency Response

Audio Precision 3963B PA frequency response @ 1.6Vpp input 10/20/06 16:02:55



Sweep	Trace	Color	Line Style	Thick	Data	Axis	Comment
1	1	Cyan	Solid	1	Anlr.Level A	Left	
1	2	Yellow	Solid	1	Anlr.Level B	Left	

Requires DSP. Analog Analyzer input is A-D converted and analyzed with the FFT Digital analyzer. Signal source may be Generator or external. Click "Sweep Spectrum/Waveform" swap button to switch between frequency and time displays.

A-A FFT.at27

Figure 58: Headphone Driver-THD + N Amplitude Diagram of Headphone Driver




Figure 59: Headphone Driver–Small Signal Power Spectrum





Figure 60: Headphone Driver—Linearity

Audio Precision

3963B PA linear

10/20/06 16:06:23



A-A FFT.at27

4.17 LCM Driver Parameter

Figure 61: LCM Timing





Table 31: LCM Driver Parameter


Item		Symbol	Unit	Min.	Typ.	Max.	Test Condition
Bus cycle time	Write	tCYCW	ns	34	200	-	AHB clk.=60MHz
	Read	tCYCR	ns	34	134	-	AHB clk.=60MHz
Write low-level pulse width	PWLW	ns	17	100	-	-	AHB clk.=60MHz
Read low-level pulse width	PWLR	ns	17	67	-	-	AHB clk.=60MHz
Write high-level pulse width	PWHW	ns	17	100	-	-	AHB clk.=60MHz
Read high-level pulse width	PWHR	ns	17	67	-	-	AHB clk.=60MHz
Write / Read rise / fall time	tWRr , tWRf	ns	-	11	-	-	AHB clk.=60MHz
Write data set up time	tDSW	ns	27	110	-	-	AHB clk.=60MHz
Write data hold time	tH	ns	23	28	-	-	AHB clk.=60MHz
Read data delay time	tDDR	ns	-	45	-	-	AHB clk.=60MHz
Read data hold time	tDHR	ns	-	105	-	-	AHB clk.=60MHz

4.18 NAND Flash IF




Data Fetch at RD# Rising Edge

Figure 62: Conventional Serial Access Mode



Data Fetch at RD# Falling Edge

Figure 63: EDO Type Serial Access Mode



Data Fetch at RD# Falling Edge
Figure 64: Another Serial Access Mode

Command Latch Cycle




Figure 65: Command Latch Cycle

Address Latch Cycle




Figure 66: Address Latch Cycle




Figure 67: WR/RD Signal Rising & Falling Driver Request

Table 32: Nand Flash Timing Request

Item	Conventional Serial Access	EDO Type Serial Access	Remark
tCEA	23nS (min)	23nS (min)	
tREA	30nS (max)	18nS (max)	
tREH	15nS (min)	12.5nS (min)	
tRP	25nS (min)	12.5nS (min)	
tRC	30nS (min)	25nS (min)	Conventional: duty≠50% EDO type: duty=50%
Data Fetch	At RD# Rising Edge	At next RD# Falling Edge	
tFALLING	5nS	5nS	
tRISINFG	5nS	5nS	
tCLS	25nS (min)	12nS (min)	
tCLH	10nS (min)	5nS (min)	
tCS	35nS (min)	20nS (min)	
tCH	10nS (min)	5nS (min)	
tALS	25nS (min)	12nS (min)	
tALH	10nS (min)	5nS (min)	
tDS	20nS (min)	12nS (min)	
tDH	10nS (min)	5nS (min)	
tWC	30nS (min)	25nS (min)	
DMA clk	30MHz	40MHz	

4.19 SD Card




Figure 68: Timing Diagram Data Input/Output Referenced to Clock

Table 33: Card Interface Timings

Parameter	Symbol	Min.	Max.	Unit	Remark
Clock CLK					
Clock frequency data Transfer Mode (Push Pull)	f _{PP}	0	26/52	MHz	CL<=30pF(tolerance +100KHz)
Clock frequency identification Mode(Open Drain)	f _{OD}	0	400	KHz	Tolerance:+20KHz
Clock low time	t _{WL}	6.5		ns	CL<=30pF
Clock rise time	t _{TLH}		3	ns	CL<=30pF
Clock fall time			3	ns	CL<=30pF
Inputs CMD DAT (reference to CLK)					
Input setup time	t _{ISU}	3		ns	CL<=30pF
Input hold time	t _{IH}	3		ns	CL<=30pF
Output CMD DAT(reference to CLK)					

Output setup time	tOSU	5		ns	CL<=30pF
Output hold time	tOH	5		ns	CL<=30pF
Signal rise time	trise		3	ns	CL<=30pF
Signal fall time	tfall		3	ns	CL<=30pF

Table 34: Bus Signal Line Load

Parameter	Symbol	Min	Recommend	Max	Unit	Remark
Pull up resistance for CMD	Rcmd	4.7	10	100	KOhm	To prevent bus floating
Pull up resistance for dat0-7	Rdat	50	50	100	KOhm	To prevent bus floating
Bus signal line capacitance	CL			30	pF	Single card
Signal card capacitance	Ccard			7	pF	
Maximum signal line inductance				16	nH	Fpp<=52MHz

CL=CHost+Cbus+Ccard

Table 35: SD Spec. ver1.0 Timing

Parameter	Symbol	Min	Max	Unit	Remark
Clock Frequency Data transfer mode	fpp	0	25	MHz	CL<=100pF
Clock Frequency identification mode	fOD	0~100	400	KHz	CL<=250pF
Clock Low Time	tWL	10		Ns	CL<=100pF
Clock High Time	TWH	10		Ns	CL<=100pF
Clock Rise Time	tTLH		10	Ns	CL<=100pF
Clock Fall Time	tTHL		10	Ns	CL<=100pF
Clock Low Time	tWL	50		Ns	CL<=100pF
Clock High Time	TWH	50		Ns	CL<=100pF
Clock Rise Time	tTLH		50	Ns	CL<=100pF
Clock Fall Time	tTHL		50	Ns	CL<=100pF
Input Set-up Time	tISU	5		Ns	CL<=25pF
Input Hold Time	tIH	5		Ns	CL<=25pF
Output Delay Time under Data Transfer Mode	tODLY		14	Ns	CL<=25pF
Output Delay time under identification transfer mode	tODLY		50	Ns	CL<=25pF

4.20 SDRAM IF

Figure 69: Standard SDRAM Power Up






Figure 70: Mobile SDRAM Power Up



NOTE:

1. The Mode Register may be loaded prior to the AUTO REFRESH cycles if desired.
2. If CS is HIGH at clock high time, all commands applied are NOP.
3. Outputs are guaranteed High-Z after command is issued.
4. A12 should be a LOW at tP + 1.


Figure 71: SDRAM IF– Power Down



NOTE:


1. Violating refresh requirements during power-down may result in a loss of data.
2. CAS latency indicated in parentheses

Figure 72: SDRAM IF– Clock Suspend


NOTE:


1. For this example, the burst length = 2, the CAS latency = 3, and AUTO PRECHARGE is disabled.
2. CAS latency indicated in parentheses

Figure 73: SDRAM IF- Auto Refresh


NOTE:


- CAS latency indicated in parentheses

Figure 74: SDRAM IF – Self Refresh


NOTE:


1. No maximum time limit for Self Refresh. tRAS(MIN) applies to non-Self Refresh mode.
2. tXSR requires minimum of two clocks regardless of frequency or timing.
3. CAS latency indicated in parentheses

Figure 75: SDRAM IF- Read


NOTE:


1. For this example, the burst length = 4, the CAS latency = 2, and the READ burst is followed by a “manual” PRECHARGE.
2. CAS latency indicated in parentheses

Figure 76: SDRAM IF – Read DQM Operation


NOTE:


1. For this example, the burst length = 4, and the CAS latency = 2.
2. CAS latency indicated in parentheses.

Figure 77: SDRAM IF- Write


NOTE:

1. For this example, the burst length = 4, and the WRITE burst is followed by a “manual” PRECHARGE.
2. 14ns to 15ns is required between <DIN m> and the PRECHARGE command, regardless of frequency.
3. CAS latency indicated in parentheses.

Figure 78: SDRAM IF- Write-DQM Operation


NOTE:

1. For this example, the burst length = 4.
2. CAS latency indicated in parentheses.

Table 36: SDRAM IF – Parameter

AC Characteristics		Symbol	PC-100		Units
Parameter			Min	Max	
Access time from CLK (positive edge)	CL = 3	tAC (3)		7	ns
	CL = 2	tAC (2)		8	ns
Address hold time		tAH	1		ns
Address setup time		tAS	2.5		ns
CLK high-level width		tCH	3		ns
CLK low-level width		tCL	3		ns
Clock cycle time	CL = 3	tCK (3)	10		ns
	CL = 2	tCK (2)	12		ns
CKE hold time		tCKH	1		ns
CKE setup time		tCKS	2.5		ns
CS#, RAS#, CAS#, WE#, DQM hold time		tCMH	1		ns
CS#, RAS#, CAS#, WE#, DQM setup time		tCMS	2.5		ns
Data-in hold time		tDH	1		ns
Data-in setup time		tDS	2.5		ns
Data-out High-Z time	CL = 3	tHZ (3)		7	ns
	CL = 2	tHZ (2)		8	ns
Data-out Low-Z time		tLZ	1		ns
Data-out hold time (load)		tOH	2.5		ns
Data-out hold time (no load)		tOHN	1.8		ns
ACTIVE-to-PRECHARGE command		tRAS	50	120,000	ns
ACTIVE-to-ACTIVE command period		tRC	100		ns
ACTIVE-to-READ or WRITE delay		tRCD	20		ns
Refresh period		tREF		64	ms
AUTO REFRESH command period		tRFC	100		ns
PRECHARGE command period		tRP	20		ns
ACTIVE bank a to ACTIVE bank b		tRRD	2		tCK

command				
Transition time	tT	0.5	1.2	ns
WRITE recovery time Auto precharge mode (a)	tWR (a)	1 CLK +5ns		-
Manual precharge mode (m)	tWR (m)	15		ns
Exit SELF REFRESH to ACTIVE command	tXSR	100		ns

4.20.1

5

Ordering Information

5.1 Recommended Soldering Conditions

Table 37: Soldering Conditions for Surface-mount Devices

Soldering Process	Soldering Conditions
Infrared Ray Reflow	Peak package's surface temperature: 235°C (Lead) or 260°C (Lead Free)
	Reflow time: 30 seconds or less (210°C or more)—(Lead) or 60 seconds or less (217°C or more)—(Lead Free)
	Maximum allowable number of reflow processes: 2
	Exposure limit: 1 days at Rh=60%, Tem=30°C (12 hours of pre-baking is required at 125°C afterward).
Partial heating method	Terminal temperature: 300°C or less
	Heat time: 3 seconds or less (for one side of a device)

Note:

The maximum number of days during which the product can be stored at a temperature of 25°C and a relative humidity of 65% or less after dry-pack package is opened.

Caution:

Do not apply two or more different soldering methods to one chip (except for partial heating method for terminal sections).

5.2 Precaution against ESD for Semiconductors

When the strong electric field is exposed to a MOS device, the destruction of the gate oxide may occur and then it can ultimately degrade the device operation. Measures must be

taken to stop the generation of static electricity as many as possible, and it is a must to quickly dissipate the static electricity when it occurs. Environmental control must be adequate enough. Humidifier should be used when it is dry. Recommend to avoid using insulators, which may easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container or a static shielding bag or objects made from conductive material. All test and measurement tools including work bench and floor should be grounded. The operator shall be grounded by using wrist strap. Semiconductor devices shall not be touched with bare hands. Similar precautions shall be taken for PW boards with semiconductor devices on it.

5.3 Handling of Unused Input Pins for CMOS

The cause for no connection to CMOS device inputs can be the malfunction. If no connection is provided for the input pins, the possible cause is that an internal input level may be generated due to noise, etc., which results in malfunction. CMOS devices behave differently from Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin shall be connected to VDD or GND with a resistor, if it is considered to have the possibility of being an output pin. All handling related to the unused pins must be judged device by device and follows the related specifications governing the devices.


5.4 Status before Initialization of MOS Devices

Power-on does not necessarily define the initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned on, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after the power-on.

6

ATJ2135 Package Drawing

Figure 79: ATJ2135 Package Drawing



7.1 Acronym and Abbreviations

ADC: Analog-to-Digital Converter

AHB: Advance High-Performance Bus

ALE: Address-Locked Enable

APB: Advance Peripheral Bus

ATA: Advance Technology Attachment

BIST: Build-in Self-Test

CLE: Command-Locked Enable

CMU: Clock Management Unit

CPO: System Control Coprocessor

CRC: Cyclic redundancy Check

CVBS: Composite Video Broadcasting Signal

DAC: Digital-to-Analog Converter

dB: Decibel

DC: Direct Current

DSP: Digital Signal Processing

DVB: Digital Video Broadcasting

EAV: End of Active Video

ECC: Error Correct Code

FIR: Fast Infrared

GPIO: General-Purpose Input/Output

I2C: Inter-Integrated Circuit

I2S: Inter-IC Sound

IR: Infrared

IrDA: Infrared Data Association

IRQ: Interrupt Request

JPEG: Joint Photographic Experts Group

Li-Ion: Lithium Ion (battery type)

LRADC: Low Resolution ADC

MAC: Multiplier Accumulator Control

MCA: Motion Compensation Accelerator

MHA: Media Hardware Accelerator

MIPS: Million Instructions Per Second

MIR: Mid Infrared

MJPEG: Motion JPEG

MMC: Multimedia Card

MMU: Memory Management Unit

MLC: Multi-Level Cell

MPEG: Motion Picture Expert Group

NTSC: National Television Standards Committee

OLED: Polymer Light-Emitting Diode

OTG: On the Go

PA: Power Amplifier

PAL: Phase Alteration Line

PCM: Pulse Code Modulation

PFM: Pulse Frequency Modulation

PLL: Phase-Locked Loop

PMU: Power Management Unit

PWM: Pulse Width Modulation

RISC: Reduced Instruction Set Computing

RTC: Real-Time Clock

SAV: Start of Active Video

SD: Secure Digital memory card

SIR: Slow Infrared

SMC: State Machine Controller

SLC: Single-Level Cell

SOC: System on Chip

SPEC: Specification

SPDIF: SONY-Philips Digital Interface Format

SPI: Serial Peripheral Interface

SPRAM: Scratch Pad RAM

SW: Software

THD: Total Harmonic Distortion

TLB: Translation Look-aside Buffer

TS: Transport Stream

UART: Universal Asynchronous Receiver Transmitter

WMA: Windows Media Audio

WMV: Windows Media Video

Actions Semiconductor Co., Ltd.

Address: Bldg.15-1, NO.1, HIT Rd., Tangjia, Zhuhai, Guangdong, China

Tel: +86-756-3392353

Fax: +86-756-3392251

Post Code: 519085

<http://www.actions-semi.com>

Business Email: mp-sales@actions-semi.com

Technical Service Email: mp-cs@actions-semi.com