


## AMI5HG 0.5 micron CMOS Gate Array

### Description

AU1x is a family of combinational one-bit full adders.

Logic Symbol	Truth Table																																													
	<table border="1"> <thead> <tr> <th>CI</th> <th>A</th> <th>B</th> <th>S</th> <th>CO</th> </tr> </thead> <tbody> <tr><td>L</td><td>L</td><td>L</td><td>L</td><td>L</td></tr> <tr><td>L</td><td>L</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>L</td><td>H</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>L</td><td>H</td><td>H</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td></tr> </tbody> </table>	CI	A	B	S	CO	L	L	L	L	L	L	L	H	H	L	L	H	L	H	L	L	H	H	L	H	H	L	L	H	L	H	L	H	L	H	H	H	L	L	H	H	H	H	H	H
	CI	A	B	S	CO																																									
	L	L	L	L	L																																									
	L	L	H	H	L																																									
	L	H	L	H	L																																									
	L	H	H	L	H																																									
	H	L	L	H	L																																									
	H	L	H	L	H																																									
	H	H	L	L	H																																									
H	H	H	H	H																																										

Core Logic

### HDL Syntax

Verilog ..... *AU1x inst\_name* (CO, S, A, B, CI);

VHDL ..... *inst\_name*: AU1x port map (CO, S, A, B, CI);

### Pin Loading

Pin Name	Equivalent Loads	
	AU11	AU12
A	4.2	8.6
B	4.2	8.5
CI	3.2	6.5

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
AU11	7.0	TBD	12.5
AU12	15.0	TBD	26.5

a. See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


Core Logic

		Number of Equivalent Loads	1	4	8	13	17 (max)
AU11	From: A	$t_{PLH}$	0.46	0.58	0.70	0.85	0.95
	To: S	$t_{PHL}$	0.71	0.83	0.98	1.13	1.25
	From: B	$t_{PLH}$	0.45	0.57	0.70	0.85	0.96
	To: S	$t_{PHL}$	0.73	0.84	0.99	1.15	1.29
	From: CI	$t_{PLH}$	0.46	0.58	0.71	0.86	0.96
	To: S	$t_{PHL}$	0.72	0.83	0.97	1.14	1.27
	From: A	$t_{PLH}$	0.44	0.55	0.68	0.84	0.95
To: CO	$t_{PHL}$	0.58	0.75	0.92	1.10	1.22	
From: B	$t_{PLH}$	0.44	0.54	0.67	0.82	0.93	
To: CO	$t_{PHL}$	0.58	0.74	0.90	1.08	1.20	
From: CI	$t_{PLH}$	0.40	0.51	0.63	0.78	0.90	
To: CO	$t_{PHL}$	0.44	0.58	0.74	0.92	1.06	
		Number of Equivalent Loads	1	8	15	22	30 (max)
AU12	From: A	$t_{PLH}$	0.44	0.58	0.69	0.79	0.90
	To: S	$t_{PHL}$	0.69	0.83	0.96	1.08	1.21
	From: B	$t_{PLH}$	0.43	0.55	0.66	0.77	0.89
	To: S	$t_{PHL}$	0.72	0.87	0.99	1.10	1.22
	From: CI	$t_{PLH}$	0.44	0.58	0.69	0.79	0.90
	To: S	$t_{PHL}$	0.71	0.84	0.96	1.07	1.19
	From: A	$t_{PLH}$	0.41	0.54	0.65	0.76	0.87
To: CO	$t_{PHL}$	0.55	0.76	0.90	1.02	1.15	
From: B	$t_{PLH}$	0.41	0.54	0.65	0.75	0.85	
To: CO	$t_{PHL}$	0.55	0.73	0.88	1.01	1.16	
From: CI	$t_{PLH}$	0.36	0.49	0.59	0.70	0.82	
To: CO	$t_{PHL}$	0.40	0.57	0.70	0.83	0.96	

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

## AMI5HG 0.5 micron CMOS Gate Array

### Logic Schematic



Core  
Logic