


Features

- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free, RoHS Compliant
- Automotive Qualified *

Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and wide variety of other applications.

V _{DSS}	100V			
R _{DS(on)} typ.	4.8mΩ			
max.	6.0mΩ			
D (Silicon Limited)	128A ①			
D (Package Limited)	120A			



Drain

Source

Gate

Base Part NumberPackage TypeStandard PackOrderable Part NumberAUIRFP4310ZTO-247ACTube25AUIRFP4310Z

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	128 ①	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	90	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited)	120	A
I _{DM}	Pulsed Drain Current ②	480	-
P _D @T _C = 25°C	Maximum Power Dissipation	278	W
	Linear Derating Factor	1.9	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy (Thermally Limited) ③	355	mJ
I _{AR}	Avalanche Current ②	See Fig.14,15, 22a, 22b	А
E _{AR}	Repetitive Avalanche Energy		mJ
dv/dt	Peak Diode Recovery ④	17	V/ns
TJ	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300]
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JC}$	Junction-to-Case ®		0.54	
$R_{ ext{ heta}CS}$	Case-to-Sink, Flat, Greased Surface	0.24		°C/W
$R_{ heta JA}$	Junction-to-Ambient		40	

HEXFET® is a registered trademark of Infineon.

*Qualification standards can be found at <u>www.infineon.com</u>

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	100			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	J Breakdown Voltage Temp. Coefficient		0.11		V/°C	Reference to 25°C, I_D = 5mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		4.8	6.0	mΩ	V _{GS} = 10V, I _D = 77A ⑤
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	V _{DS} = V _{GS} , I _D = 150µA
gfs	Forward Trans conductance	169			S	V _{DS} = 50V, I _D = 77A
	Drain-to-Source Leakage Current			20	•	V _{DS} =100 V, V _{GS} = 0V
DSS				250	μA	V _{DS} =100V,V _{GS} = 0V,T _J =125°C
1	Gate-to-Source Forward Leakage			100		V _{GS} = 20V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V
R _G	Gate Resistance		0.7		Ω	

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Demonstern	N.4.1.	T	Marr	11	O and 1 141 and a
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Diode Char	acteristics	<u>.</u>				
Q_{gs} Gate-to-Source Charge32NC $V_{DS} = 50V$ Q_{gd} Gate-to-Drain Charge37 $V_{DS} = 10V$ $V_{DS} = 10V$ Q_{sync} Total Gate Charge Sync. $(Q_g - Q_{gd})$ 88 $V_{DS} = 50V$ $V_{GS} = 10V$ Turn-On Delay Time22 $V_{DS} = 50V$ $t_{d(off)}$ Turn-Off Delay Time81 $V_{DS} = 65V$ $t_{d(off)}$ Turn-Off Delay Time58 $V_{DS} = 10V$ t_{f} Fall Time83 $V_{GS} = 10V$ C_{iss} Input Capacitance7120 $V_{GS} = 0V$ C_{oss} Output Capacitance490 $V_{DS} = 50V$ C_{rss} Reverse Transfer Capacitance490 $V_{DS} = 50V$ C_{rss} Effective Output Capacitance540 $V_{DS} = 0V$ $V_{DS} = 50V$ $V_{DS} = 50V$ $V_{DS} = 50V$ $V_{DS} = 50V$	Coss eff.(TR)	Effective Output Capacitance (Time Related)		705			V_{GS} = 0V, V_{DS} = 0V to 80V (6)
g_{gs} Gate-to-Source Charge 32 NC $V_{DS} = 50V$ Q_{gd} Gate-to-Drain Charge 37 NC $V_{DS} = 10V$ Q_{sync} Total Gate Charge Sync. $(Q_g - Q_{gd})$ 88 $V_{DS} = 65V$ $t_{d(on)}$ Turn-On Delay Time 22 $V_{DD} = 65V$ t_r Rise Time 81 $I_D = 77A$ $t_{d(off)}$ Turn-Off Delay Time 58 $N_{GS} = 10V$ t_f Fall Time 83 $V_{GS} = 10V$ C_{iss} Input Capacitance 7120 $V_{GS} = 0V$ C_{oss} Output Capacitance 490 $V_{DS} = 50V$ C_{oss} Duptor Capacitance 250 $V_{DS} = 50V$	Coss eff.(ER)	· · ·		540		, P.	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	C _{rss}	Reverse Transfer Capacitance		250		рF	f = 1.0MHz
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	C _{oss}	Output Capacitance		490			V _{DS} = 50V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	C _{iss}	Input Capacitance		7120			V _{GS} = 0V
Q_{gs} Gate-to-Source Charge32 Q_{gd} Gate-to-Drain Charge37 Q_{gync} Total Gate Charge Sync. $(Q_g - Q_{gd})$ 88 $t_{d(on)}$ Turn-On Delay Time22 t_r Rise Time81 r_r Rise Time81	t _f	Fall Time		83			V _{GS} = 10V⑤
Q_{gs} Gate-to-Source Charge32 Q_{gd} Gate-to-Drain Charge37 Q_{gd} Gate-to-Drain Charge37 Q_{sync} Total Gate Charge Sync. $(Q_g - Q_{gd})$ 88 $t_{d(on)}$ Turn-On Delay Time22 t_r Rise Time81 $I_D = 77A$	t _{d(off)}	Turn-Off Delay Time		58		115	R _G = 2.7Ω
Q_{gs} Gate-to-Source Charge32 Q_{gd} Gate-to-Drain Charge37 Q_{sync} Total Gate Charge Sync. $(Q_g - Q_{gd})$ 88Total Gate Charge Sync. $(Q_g - Q_{gd})$ 88	t _r	Rise Time		81			I _D = 77A
Q_{gs} Gate-to-Source Charge32 Q_{gd} Gate-to-Drain Charge37 NC $V_{DS} = 50V$ $V_{GS} = 10V$ (S)	t _{d(on)}	Turn-On Delay Time		22			$V_{DD} = 65V$
Q_{gs} Gate-to-Source Charge — 32 — nC $V_{DS} = 50V$	Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		88			
Ω_{rr} Gate-to-Source Charge $$ 32 $$ $V_{rc} = 50V$	Q _{gd}	Gate-to-Drain Charge		37			V _{GS} = 10V⑤
Q_g Total Gate Charge — 125 188 $I_D = 77A$	Q _{gs}	Gate-to-Source Charge		32		nC	V _{DS} = 50V
	\mathbf{Q}_{g}	Total Gate Charge		125	188		I _D = 77A

	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)			128 ①		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ②			480		integral reverse
V_{SD}	Diode Forward Voltage			1.3	V	T _J = 25°C,I _S = 77A,V _{GS} = 0V ⑤
t _{rr}	Reverse Recovery Time		49		ns	$\underline{T_{J} = 25^{\circ}C} \qquad V_{DD} = 85V$
	, 		57			<u>T_J = 125°C</u> I _F = 77A,
0	Reverse Recovery Charge		102		nC	<u>T」= 25°C</u> di/dt = 100A/µs ⑤
Q _{rr}	Reverse Recovery Charge		133			<u>T」= 125°C</u>
I _{RRM}	Reverse Recovery Current		3.7		Α	T _J = 25°C

Notes:

 $\label{eq:stable} \textcircled{0.5mu}{0.5mu} I_{SD} \leq 77A, \, di/dt \leq 1505 A/\mu s, \, V_{DD} \leq V_{(BR)DSS}, \, T_J \leq 175^\circ C.$

① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 120A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.

 $[\]ensuremath{\mathbb{Q}}$ Repetitive rating; pulse width limited by max. junction temperature.


 $[\]odot$ Limited by T_{Jmax}, starting T_J = 25°C, L = 0.120mH, R_G = 50 Ω , I_{AS} = 77A, V_{GS} =10V. Part not recommended for use above this value.

⁶ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

⑦ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

 $[\]circledast$ R_{θ} is measured at T_J approximately 90°C.










Fig. 3 Typical Transfer Characteristics






Fig 5. Typical Capacitance vs. Drain-to-Source Voltage








Fig. 4 Normalized On-Resistance vs. Temperature






Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage










Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. Drain Current








Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.infineon.com)


- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 13, 14).

tav = Average time in avalanche.

- D = Duty cycle in avalanche = tav ·f
- $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} \textbf{P}_{D (ave)} &= 1/2 \text{ (} 1.3 \cdot \textbf{BV} \cdot \textbf{I}_{av} \text{)} = \Delta T / \textbf{Z}_{thJC} \\ \textbf{I}_{av} &= 2\Delta T / \text{ [} 1.3 \cdot \textbf{BV} \cdot \textbf{Z}_{th} \text{]} \\ \textbf{E}_{AS (AR)} &= \textbf{P}_{D (ave)} \cdot \textbf{t}_{av} \end{split}$$







4.5 V_{GS(th)}, Gate threshold Voltage (V) 4.0 3.5 3.0 2.5 2.0 ID = 150µA ID = 250µA 1.5 ID = 1.0mAID = 1.0A 1.0 25 50 75 100 125 150 175 -75 -50 -25 0 T_J , Temperature (°C)

Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt

AUIRFP4310Z




Fig. 17 - Typical Recovery Current vs. dif/dt






Fig. 19 - Typical Recovery Current vs. dif/dt










Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit







Fig 22b. Unclamped Inductive Waveforms












TO-247AC Package Outline (Dimensions are shown in millimeters (inches))









NOTES:

- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994. 1,
- DIMENSIONS ARE SHOWN IN INCHES.
- <u>/</u>3,\ CONTOUR OF SLOT OPTIONAL.
- <u>/4</u>.\ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127)
 - PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
- <u>6</u>. LEAD FINISH UNCONTROLLED IN L1.
- /7. OP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5 " TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
- OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC . 8.

DIMENSIONS									
INCHES					MILLIMETERS				
Min	Min.	М	AX.		MIN.	h	AX.	NOTES	
.18	.183	.209			4.65	1	5.31		
.08	.087	.1	02		2.21	1	2.59		
.05	.059	.(98		1.50		2.49		
.03	.039	.()55		0.99	1	.40		
.03	.039	.()53		0.99	1	.35		
.06	.065	.()94		1.65	1	2.39		
.06	.065	.()92		1.65	1	2.34		
.10	.102	1.1	35		2.59	1	3.43		
.10	.102	.1	33		2.59		3.38		
.01	.015	.()35		0.38	().89		
.01	.015	.()33		0.38	().84		
.77	.776		315		19.71	20.70		4	
.51	.515		-		13.08 -		5		
.02	.020)53		0.51	1	.35		
.60	.602		625		15.29	1	5.87	4	
.53	.530		-		13.46		-		
.17	.178	1.1	216		4.52		5.49		
	.215	5 BSC			5.46 BSC				
		010			0.25				
	.559		534		14.20 16.10				
	.146		69		3.71 4.29				
.14	.140		44	1	3.56	1	3.66		
-	-		291		-		7.39		
.20	.209		224		5.31		5.69		
	.217	' BSC			5.51 BSC				

LEAD ASSIGNMENTS

<u>HEXFET</u> 1.- GATE 2.- DRAIN 3.- SOURCE 4.- DRAIN


IGBTs, CoPACK

1.- GATE 2.- COLLECTOR 3.- EMITTER 4.- COLLECTOR

DIODES

1.- ANODE/OPEN 2.- CATHODE 3.- ANODE

TO-247AC Part Marking Information



TO-247AC package is not recommended for Surface Mount Application.

Qualification Information

		Automotive (per AEC-Q101)					
Qualificat	ion Level	Comments: This part number(s) passed Automotive qualification. Infineor Industrial and Consumer qualification level is granted by extension of the high Automotive level.					
Moisture	Sensitivity Level	TO-247AC N/A					
	Human Body Model		Class H2 (+/- 4000V) [†]				
		AEC-Q101-001					
ESD	Charged Device Model	Class C5 (+/- 2000V) [†]					
		AEC-Q101-005					
RoHS Co	RoHS Compliant		Yes				

† Highest passing voltage.

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.