

AWR6843 Single-Chip 60- to 64-GHz mmWave Sensor

1 Features

- FMCW transceiver
 - Integrated PLL, transmitter, receiver, Baseband, and A2D
 - 60- to 64-GHz coverage with 4-GHz continuous bandwidth
 - Four receive channels
 - Three transmit channels
 - Supports 6-bit phase shifter
 - Ultra-accurate chirp engine based on fractional-N PLL
 - TX power: 12 dBm
 - RX noise figure:
 - 12 dB
 - Phase noise at 1 MHz:
 - -93 dBc/Hz
- Built-in calibration and self-test
 - ARM® Cortex®-R4F-based radio control system
 - Built-in firmware (ROM)
 - Self-calibrating system across frequency and temperature
- C674x DSP for advanced signal processing
- Hardware accelerator for FFT, filtering, and CFAR processing
- Memory compression
- ARM-R4F microcontroller for object detection, and interface control
 - Supports autonomous mode (loading user application from QSPI flash memory)
- · Internal memory with ECC
 - 1.75 MB, divided into MSS program RAM (512 KB), MSS data RAM (192 KB), DSP L1RAM (64KB) and L2 RAM (256 KB), and L3 radar data cube RAM (768 KB)
 - Technical reference manual includes allowed size modifications
- Other interfaces available to user application
 - Up to 6 ADC channels (low sample rate monitoring)
 - Up to 2 SPI ports
 - Up to 2 UARTs
 - 2 CAN-FD interfaces
 - I2C
 - GPIOs
 - 2 lane LVDS interface for raw ADC data and debug instrumentation

- Functional Safety-Compliant targeted
 - Developed for functional safety applications
 - Documentation will be available to aid ISO 26262 functional safety system design
 - Hardware integrity up to ASIL B targeted
 - Safety-related certification ISO 26262 certification by TUV Sud planned
- Non-functional safety variants
- AECQ100 qualified
- Power management
 - Built-in LDO network for enhanced PSRR
 - I/Os support dual voltage 3.3 V/1.8 V
- Clock source
 - 40.0 MHz crystal with internal oscillator
 - Supports external oscillator at 40 MHz
 - Supports externally driven clock (square/sine) at 40 MHz
- Easy hardware design
 - 0.65-mm pitch, 161-pin 10.4 mm × 10.4 mm flip chip BGA package for easy assembly and lowcost PCB design
 - Small solution size
- Supports automotive temperature operating range



2 Applications

- · Interior Cabin sensing
- · Child presence detection
- · Occupancy detection
- · Seat belt reminder

Gesture detection

- · Driver vital sign monitoring
- Kick sensor/access sensor

3 Description

The AWR6843 is an integrated single chip mmWave sensor based on FMCW radar technology capable of operation in the 60-GHz to 64-GHz band. It is built with Tl's low power45-nm RFCMOS process and enables unprecedented levels of integration in an extremely small formfactor. The AWR6843 is an ideal solution for low power, self-monitored, ultra-accurate radar systems in the automotive space. Multiple automotive qualified variants are currently available including a functional safety targeted device and non-functional safety device.

Device Information

PART NUMBER (1)	PACKAGE	BODY SIZE	TRAY / TAPE AND REEL
XA6843ABGABL	FCBGA (161)	10.4 mm × 10.4mm	Tray (Functional Safety-Compliant targeted, ASIL-B)
AWR6843AQGABLRQ1	FCBGA (161)	10.4 mm × 10.4mm	Tape and Reel (Non-Functional Safety)
AWR6843AQGABLQ1	FCBGA (161)	10.4 mm × 10.4mm	Tray (Non-Functional Safety)

(1) For more information, see Section 12, Mechanical, Packaging, and Orderable information.

Submit Document Feedback



4 Functional Block Diagram

Figure 4-1 shows the functional block diagram of the device.




Figure 4-1. Functional Block Diagram



Table of Contents

1 Features	1
2 Applications	
3 Description	
4 Functional Block Diagram	
5 Revision History	
6 Device Comparison	
6.1 Related Products	
7 Terminal Configuration and Functions	
7.1 Pin Diagram	
7.2 Pin Attributes	
7.3 Signal Descriptions	
8 Specifications	
8.1 Absolute Maximum Ratings	
8.2 ESD Ratings	
8.3 Power-On Hours (POH)	
8.4 Recommended Operating Conditions	
8.5 Power Supply Specifications	
8.6 Power Consumption Summary	
8.7 RF Specification	
8.8 CPU Specifications	
8.9 Thermal Resistance Characteristics for FCBGA	00
Package [ARI 0161]	31

8.10 Timing and Switching Characteristics	32
9 Detailed Description	5 <mark>5</mark>
9.1 Overview	
9.2 Functional Block Diagram	
9.3 Subsystems	
9.4 Other Subsystems	
10 Applications, Implementation, and Layout	
10.1 Application Information	
10.2 Reference Schematic	
11 Device and Documentation Support	
11.1 Device Nomenclature	
11.2 Tools and Software	64
11.3 Documentation Support	
11.4 Support Resources	
11.5 Trademarks	
11.6 Electrostatic Discharge Caution	
11.7 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	66
12.1 Packaging Information	
0 0	



5 Revision History

	hanges from April 30, 2020 to July 31, 2020 (from Revision * (April 2020) to Revision A (July 020))
•	Global: Updated/Changed the numbering format for tables, figures, and cross-references throughout the document
	Global: Added Non-functional safety variants1
•	Features: Updated/Changed Phase Noise at 1 MHz from "–92 dBc/Hz" to "–93 dBc/Hz"1
•	Features: Updated/Changed RX noise figure: from "14 dB " to "12 dB"
•	Features: Updated/Changed TX power: from "10 dBm" to "12 dBm"
•	Description: Updated description/paragragh
•	Device Information: Added non-functional safety producction parts "AWR6843AQGABLRQ1" part number (PD), "AWR6843AQGABLQ1" part number (PD) and "TRAY / TAPE AND REEL" column
•	Figure 4-1: Updated block diagram
•	Device Features Comparison: Added 2nd column under AWR6843 for non-functional safety variant6
•	Pin Attributes (ABL0161 Package)Updated/Changed table note on ball reset state to "The state of the terminal after supplies are stable after power-on-reset (NRESET) is asserted"
•	Signal Descriptions: Added Added NOTE about IO pins and GPIO state during power supply ramp21
•	Recommended Operating Conditions: Updated/Changed MAX value of NRESET SOP [2:0], V _{IL} (1.8V Mode) from 0.2 to 0.45 and V _{IL} (3.3V Mode) from 0.3 to 0.65
•	Power Supply Specifications: Added " Ripple Specifications" table and the preceeding paragraph. Added table note for Power Supply Rails Characteristics
•	Power Consumption Summary: Updated Average Power Consumption at Power Terminals and added table
	notes29
•	RF Specification: Updated table Receiver parameters and values
•	RF and Analog Subsystem: Updated/Changed section
•	Transmit Subsystem: Removed "Tx Beam forming applications and interference mitigation" from paragraph 58
•	Processor Subsystem: Updated/Changed figure to include the 2nd CAN instance
•	Figure 11-1 Added "AWR = Production Automotive" under Prefix and "Q1 = AEC-Q100" under Qualification, updated/changed the "Features" field to "R = Antenna on Package (AoP)"63



6 Device Comparison

Table 6-1. Device Features Comparison

FUNCTION		AWF	R6843	AWR1843	AWR1642	AWR1443
Antenna on F	Package (AOP)	_	_	_	_	_
Number of re	ceivers	4	4	4	4	4
Number of tra	ansmitters	3 ⁽¹⁾	3 ⁽¹⁾	3 ⁽¹⁾	2	3
RF frequency	y range	60 to 64 GHz	60 to 64 GHz	76 to 81 GHz	76 to 81 GHz	76 to 81 GHz
On-chip mem	nory	1.75MB	1.75MB	2MB	1.5MB	576KB
ASIL		B-Targeted	_	B-Targeted	B-Targeted	_
Non-Function	nal Safety	_	Yes	_	_	Yes
Max I/F (Inter	rmediate Frequency) (MHz)	10	10	10	5	5
Max real sam	npling rate (Msps)	25	25	25	12.5	12.5
Max complex	sampling rate (Msps)	12.5	12.5	12.5	6.25	6.25
Processors						
MCU (R4F)		Yes	Yes	Yes	Yes	Yes
DSP (C674x)		Yes	Yes	Yes	Yes	_
Peripherals						
Serial Periph	eral Interface (SPI) ports	2	2	2	2	1
Quad Serial I	Peripheral Interface (QSPI)	Yes	Yes	Yes	Yes	Yes
Inter-Integrat	ed Circuit (I ² C) interface	1	1	1	1	1
Controller Are	ea Network (DCAN) interface	_	_	1	1	1
Controller Are	ea Network (CAN-FD) interface	2	2	1	_	_
Trace		Yes	Yes	Yes	Yes	_
PWM		Yes	Yes	Yes	Yes	_
Hardware In	Loop (HIL/DMM)	Yes	Yes	Yes	Yes	_
GPADC		Yes	Yes	Yes	Yes	Yes
LVDS/Debug		Yes	Yes	Yes	Yes	Yes
CSI2		_	_	_	_	_
Hardware ac	celerator	Yes	Yes	Yes	_	Yes
1-V bypass n	node	Yes	Yes	Yes	Yes	Yes
JTAG		Yes	Yes	Yes	Yes	Yes
Product status	Product Preview (PP), Advance Information (AI), or Production Data (PD)	AI ⁽²⁾	PD ⁽³⁾	PD ⁽³⁾	PD ⁽³⁾	PD ⁽³⁾

^{(1) 3} Tx Simultaneous operation is supported only with 1-V LDO bypass and PA LDO disable mode. In this mode, the 1-V supply needs to be fed on the VOUT PA pin.

Submit Document Feedback

⁽²⁾ ADVANCE INFORMATION for pre-production products; subject to change without notice.

⁽³⁾ PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty.



6.1 Related Products

For information about other devices in this family of products or related products see the links that follow.

mmWave sensors

TI's mmWave sensors rapidly and accurately sense range, angle and velocity with less power using the smallest footprint mmWave sensor portfolio for automotive applications.

Automotive mmWave sensors TI's automotive mmWave sensor portfolio offers high-performance radar front end to ultra-high resolution, small and low-power single-chip radar solutions. TI's scalable sensor portfolio enables design and development of ADAS system solution for every performance, application and sensor configuration ranging from comfort functions to safety functions in all vehicles.

Companion products for **AWR6843**

Review products that are frequently purchased or used in conjunction with this product.

Reference designs for AWR6843

TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jumpstart your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at ti.com/ tidesigns.

Vehicle occupant design

This reference design demonstrates the use of the AWR6843 60GHz single-chip detection reference mmWave sensor with integrated DSP, as a Vehicle Occupant Detection (VOD) and Child Presence Detection (CPD) Sensor enabling the detection of life forms in a vehicle. This design provides a reference software processing chain which runs on the C674x DSP, enabling the generation of a heat map to detect occupants in a Field of View (FOV) of ±60 degrees.



7 Terminal Configuration and Functions

7.1 Pin Diagram

Figure 7-1 shows the pin locations for the 161-pin FCBGA package. Figure 7-2, Figure 7-3, Figure 7-4, and Figure 7-5 show the same pins, but split into four quadrants.




Figure 7-1. Pin Diagram

Submit Document Feedback






Figure 7-2. Top Left Quadrant






Figure 7-3. Top Right Quadrant






Figure 7-4. Bottom Left Quadrant






Figure 7-5. Bottom Right Quadrant

Submit Document Feedback



7.2 Pin Attributes

Table 7-1. Pin Attributes (ABL0161 Package)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	PINCNTL ADDRESS [4]	MODE [5]	TYPE [6]	BALL RESET STATE [7]	PULL UP/DOWN TYPE [8]
H13	GPIO_0	GPIO_13	0xFFFFEA04	0	Ю	Output Disabled	Pull Down
		GPIO_0		1	Ю		
		PMIC_CLKOUT		2	0		
		ADC_VALID		9	0		
		EPWM1B		10	0		
		ePWM2A		11	0		
J13	GPIO_1	GPIO_16	0xFFFFEA08	0	Ю	Output Disabled	Pull Down
		GPIO_1		1	Ю		
		SYNC_OUT		2	0		
		ADC_VALID		7	0		
		DMM_MUX_IN		12	ı		
		SPIB_CS_N_1		13	Ю		
		SPIB_CS_N_2		14	Ю		
		EPWM1SYNCI		15	ı		
K13	GPIO_2	GPIO_26	0xFFFFEA64	0	Ю	Output Disabled	Pull Down
		GPIO_2		1	Ю		
		OSC_CLKOUT		2	0		
		MSS_UARTB_TX		7	0	1	
		BSS_UART_TX		8	0		
		SYNC_OUT		9	0		
		PMIC_CLKOUT		10	0		
		CHIRP_START		11	0		
		CHIRP_END		12	0		
		FRAME_START		13	0		
R4	GPIO_31	TRACE_DATA_0	0xFFFFEA7C	0	0	Output Disabled	Pull Down
		GPIO_31		1	Ю		
		DMM0		2	I		
		MSS_UARTA_TX		4	IO		
P5	GPIO_32	TRACE_DATA_1	0xFFFFEA80	0	0	Output Disabled	Pull Down
		GPIO_32		1	Ю	7	
		DMM1		2	I		
R5	GPIO_33	TRACE_DATA_2	0xFFFFEA84	0	0	Output Disabled	Pull Down
		GPIO_33		1	Ю		
		DMM2		2	ı		

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	PINCNTL ADDRESS [4]	MODE [5]	TYPE [6]	BALL RESET STATE [7]	PULL UP/DOWN TYPE [8]
P6	GPIO_34	TRACE_DATA_3	0xFFFEA88	0	0	Output Disabled	Pull Down
		GPIO_34		1	Ю		
		DMM3		2	I		
		EPWM3SYNCO		4	0		
R7	GPIO_35	TRACE_DATA_4	0xFFFEA8C	0	0	Output Disabled	Pull Down
		GPIO_35		1	Ю		
		DMM4		2	I		
		EPWM2SYNCO		4	0	7	
P7	GPIO_36	TRACE_DATA_5	0xFFFEA90	0	0	Output Disabled	Pull Down
		GPIO_36		1	Ю		
		DMM5		2	I		
		MSS_UARTB_TX		5	0		
R8	GPIO_37	TRACE_DATA_6	0xFFFEA94	0	0	Output Disabled	Pull Down
		GPIO_37		1	Ю		
		DMM6		2	I		
		BSS_UART_TX		5	0		
P8	GPIO_38	TRACE_DATA_7	0xFFFEA98	0	0	Output Disabled	Pull Down
		GPIO_38		1	Ю		
		DMM7		2	I		
		DSS_UART_TX		5	0		
N15	GPIO_47	TRACE_CLK	0xFFFFEABC	0	0	Output Disabled	Pull Down
		GPIO_47		1	Ю		
		DMM_CLK		2	I		
N14	DMM_SYNC	TRACE_CTL	0xFFFFEAC0	0	0	Output Disabled	Pull Down
		DMM_SYNC		2	I		
N8	MCU_CLKOUT	GPIO_25	0xFFFFEA60	0	Ю	Output Disabled	Pull Down
		MCU_CLKOUT		1	0		
		CHIRP_START		2	0		
		CHIRP_END		6	0		
		FRAME_START		7	0		
		EPWM1A		12	0	1	
N7	NERROR_IN	NERROR_IN	0xFFFEA44	0	I	Input	
N6	NERROR_OUT	NERROR_OUT	0xFFFFEA4C	0	0	Hi-Z (Open Drain)	

ADVANCE INFORMATION



BALL NAME [2]	SIGNAL NAME [3]	PINCNTL ADDRESS [4]	MODE [5]	TYPE [6]	BALL RESET STATE [7]	PULL UP/DOWN TYPE [8]
PMIC_CLKOUT	SOP[2]	0xFFFFEA68	During Power Up	I	Output Disabled	Pull Down
	GPIO_27		0	Ю		
	PMIC_CLKOUT		1	0		
	CHIRP_START		6	0		
	CHIRP_END		7	0		
	FRAME_START		8	0		
	EPWM1B		11	0		
	EPWM2A		12	0		
QSPI[0]	GPIO_8	0xFFFFEA2C	0	Ю	Output Disabled	Pull Down
	QSPI[0]		1	Ю		
	SPIB_MISO		2	Ю		
QSPI[1]	GPIO_9	0xFFFFEA30	0	Ю	Output Disabled	Pull Down
	QSPI[1]		1	I		
	SPIB_MOSI		2	Ю		
	SPIB_CS_N_2		8	Ю		
QSPI[2]	GPIO_10	0xFFFFEA34	0	Ю	Output Disabled	Pull Down
	QSPI[2]		1	1		
			8	0		
QSPI[3]	GPIO_11	0xFFFFEA38	0	Ю	Output Disabled	Pull Down
	QSPI[3]		1	1		
	CAN1_FD_RX		8	1		
QSPI_CLK	GPIO_7	0xFFFFEA3C	0	Ю	Output Disabled	Pull Down
	QSPI_CLK		1	0	7	
	SPIB_CLK		2	Ю		
	DSS_UART_TX		6	0		
QSPI_CS_N	GPIO_6	0xFFFFEA40	0	Ю	Output Disabled	Pull Up
	QSPI_CS_N		1	0		
	SPIB_CS_N		2	Ю		
RS232 RX		0xFFFFEA74	0	Ю	Input Enabled	Pull Up
			1	1	┦ ˙	
			2	1	-	
			6	Ю	-	
			7	Ю		
			8	ı		
			9	IO	\dashv	
	EPWM2A		10	0	\dashv	
			11		\dashv	
	EPWM3A		12	0	\dashv	
	PMIC_CLKOUT QSPI[0] QSPI[1] QSPI[2] QSPI[3]	PMIC_CLKOUT SOP 2 GPIO_27 PMIC_CLKOUT CHIRP_START CHIRP_END FRAME_START EPWM1B EPWM2A GPIO_8 GPIO_9 GSPI[0] SPIB_MISO GPIO_9 GSPI[1] GPIO_10 GSPI[2] CAN1_FD_TX GPIO_11 GSPIC_SIN_2 GPIO_11 GSPIC_SIN_3 GSPIC_CLK GPIO_7 GSPIC_CLK GPIO_7 GSPIC_CLK GSPIC	PMIC_CLKOUT	PMIC_CLKOUT SOPI2 GPIC_27 PMIC_CLKOUT GPIC_27 PMIC_CLKOUT GPIC_27 PMIC_CLKOUT GPIC_27 PMIC_CLKOUT GPIC_28 T	PMIC_CLKOUT	PMIC_CLKOUT SOP[2]

	Tabl	e 7-1. Pin Attributes (ABL0161 Pack	age) (contin	ued)		
BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	PINCNTL ADDRESS [4]	MODE [5]	TYPE [6]	BA S
,	RS232_TX	GPIO_14	0xFFFFEA78	0	Ю	Outpu

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	PINCNTL ADDRESS [4]	MODE [5]	TYPE [6]	BALL RESET STATE [7]	PULL UP/DOWN TYPE [8]
N5	RS232_TX	GPIO_14	0xFFFFEA78	0	Ю	Output Enabled	
		RS232_TX		1	0		
		MSS_UARTA_TX		5	Ю		
		MSS_UARTB_TX		6	Ю		
		BSS_UART_TX		7	Ю		
		CAN1_FD_TX		10	0		
		I2C_SDA		11	Ю		
		EPWM1A		12	0		
		EPWM1B		13	0		
		NDMM_EN		14	I		
		EPWM2A		15	0		
E13	SPIA_CLK	GPIO_3	0xFFFFEA14	0	Ю	Output Disabled	Pull Up
		SPIA_CLK		1	IO		
		CAN2_FD_RX		6	I		
		DSS_UART_TX		7	0		
E15	SPIA_CS_N	GPIO_30	0xFFFFEA18	0	IO	Output Disabled	Pull Up
		SPIA_CS_N		1	Ю		
		CAN2_FD_TX		6	0		
E14	SPIA_MISO	GPIO_20	0xFFFFEA10	0	Ю	Output Disabled	Pull Up
		SPIA_MISO		1	Ю		
		CAN1_FD_TX		2	0		
D13	SPIA_MOSI	GPIO_19	0xFFFFEA0C	0	Ю	Output Disabled	Pull Up
		SPIA_MOSI		1	Ю		
		CAN1_FD_RX		2	I		
		DSS_UART_TX		8	0		
F14	SPIB_CLK	GPIO_5	0xFFFFEA24	0	Ю	Output Disabled	Pull Up
		SPIB_CLK		1	Ю		
		MSS_UARTA_RX		2	I		
		MSS_UARTB_TX		6	0		
		BSS_UART_TX		7	0		
		CAN1_FD_RX		8	ı		
H14	SPIB_CS_N	GPIO_4	0xFFFFEA28	0	Ю	Output Disabled	Pull Up
		SPIB_CS_N		1	Ю		
		MSS_UARTA_TX		2	0	7	
		MSS_UARTB_TX		6	0		
		BSS_UART_TX		7	Ю	7	
		QSPI_CLK_EXT		8	1		
		CAN1_FD_TX		9	0	\dashv	



BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	PINCNTL ADDRESS [4]	MODE [5]	TYPE [6]	BALL RESET STATE [7]	PULL UP/DOWN TYPE [8]
G14	SPIB_MISO	GPIO_22	0xFFFFEA20	0	Ю	Output Disabled	Pull Up
		SPIB_MISO		1	Ю		
		I2C_SCL		2	Ю		
		DSS_UART_TX		6	0		
F13	SPIB_MOSI	GPIO_21	0xFFFFEA1C	0	Ю	Output Disabled	Pull Up
		SPIB_MOSI		1	Ю		
		I2C_SDA		2	Ю		
P13	SPI_HOST_INTR	GPIO_12	0xFFFFEA00	0	Ю	Output Disabled	Pull Down
		SPI_HOST_INTR		1	0		
		ADC_VALID		2	0		
		SPIB_CS_N_1		6	Ю		
P4	SYNC_IN	GPIO_28	0xFFFFEA6C	0	Ю	Output Disabled	Pull Down
		SYNC_IN		1	I		
		MSS_UARTB_RX		6	Ю		
		DMM_MUX_IN		7	I		
		SYNC_OUT		9	0		
G13	SYNC_OUT	SOP[1]	0xFFFFEA70	During Power Up	I	Output Disabled	Pull Down
		GPIO_29		0	Ю		
		SYNC_OUT		1	0		
		DMM_MUX_IN		9	I		
		SPIB_CS_N_1		10	Ю		
		SPIB_CS_N_2		11	Ю		
P10	тск	GPIO_17	0xFFFFEA50	0	Ю	Input Enabled	Pull Down
		тск		1	I		
		MSS_UARTB_TX		2	0		
		CAN1_FD_TX		8	0		
R11	TDI	GPIO_23	0xFFFFEA58	0	Ю	Input Enabled	Pull Up
		TDI		1	I		
		MSS_UARTA_RX		2	I		
N13	TDO	SOP[0]	0xFFFFEA5C	During Power Up	1	Output Enabled	
		GPIO_24		0	Ю		
		TDO		1	0		
		MSS_UARTA_TX		2	0	7	
		MSS_UARTB_TX		6	0	7	
		BSS_UART_TX		7	0	7	
		NDMM EN		9	1	7	



BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	PINCNTL ADDRESS [4]	MODE [5]	TYPE [6]	BALL RESET STATE [7]	PULL UP/DOWN TYPE [8]
N10	TMS	GPIO_18	0xFFFFEA54	0	Ю	Input Enabled	Pull Down
		TMS		1	I		
		BSS_UART_TX		2	0		
		CAN1_FD_RX		6	I		
N9	WARM_RESET	WARM_RESET	0xFFFFEA48	0		Hi-Z Input (Open Drain)	

The following list describes the table column headers:

- 1. **BALL NUMBER:** Ball numbers on the bottom side associated with each signal on the bottom.
- 2. BALL NAME: Mechanical name from package device (name is taken from muxmode 0).
- 3. SIGNAL NAME: Names of signals multiplexed on each ball (also notice that the name of the ball is the signal name in muxmode 0).
- 4. PINCNTL ADDRESS: MSS Address for PinMux Control
- 5. MODE: Multiplexing mode number: value written to PinMux Cntl register to select specific Signal name for this Ball number. Mode column has bit range value.
- 6. **TYPE:** Signal type and direction:
 - I = Input
 - O = Output
 - IO = Input or Output
- 7. BALL RESET STATE: The state of the terminal after supplies are stable after power-on-reset (NRESET) is asserted
- 8. PULL UP/DOWN TYPE: indicates the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.
 - · Pull Up: Internal pullup
 - Pull Down: Internal pulldown
 - · An empty box means No pull.
- 9. Pin Mux Control Value maps to lower 4 bits of register.

18 Submit Document Feedback



IO MUX registers are available in the MSS memory map and the respective mapping to device pins is as follows:

Table 7-2. PAD IO Control Registers

Default Pin/Ball Name	Package Ball /Pin (Address)	Pin Mux Config Register
SPI_HOST_INTR	P13	0xFFFFEA00
GPIO_0	H13	0xFFFFEA04
GPIO_1	J13	0xFFFFEA08
SPIA_MOSI	D13	0xFFFFEA0C
SPIA_MISO	E14	0xFFFFEA10
SPIA_CLK	E13	0xFFFFEA14
SPIA_CS_N	E15	0xFFFFEA18
SPIB_MOSI	F13	0xFFFFEA1C
SPIB_MISO	G14	0xFFFFEA20
SPIB_CLK	F14	0xFFFFEA24
SPIB_CS_N	H14	0xFFFFEA28
QSPI[0]	R13	0xFFFFEA2C
QSPI[1]	N12	0xFFFFEA30
QSPI[2]	R14	0xFFFFEA34
QSPI[3]	P12	0xFFFFEA38
QSPI_CLK	R12	0xFFFFEA3C
QSPI_CS_N	P11	0xFFFFEA40
NERROR_IN	N7	0xFFFFEA44
WARM_RESET	N9	0xFFFFEA48
NERROR_OUT	N6	0xFFFFEA4C
TCK	P10	0xFFFFEA50
TMS	N10	0xFFFFEA54
TDI	R11	0xFFFFEA58
TDO	N13	0xFFFFEA5C
MCU_CLKOUT	N8	0xFFFFEA60
GPIO_2	K13	0xFFFFEA64
PMIC_CLKOUT	P9	0xFFFFEA68
SYNC_IN	P4	0xFFFFEA6C
SYNC_OUT	G13	0xFFFFEA70
RS232_RX	N4	0xFFFFEA74
RS232_TX	N5	0xFFFFEA78

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback

Table 7-2. PAD IO Control Registers (continued)

Default Pin/Ball Name	Package Ball /Pin (Address)	Pin Mux Config Register
GPIO_31	R4	0xFFFFEA7C
GPIO_32	P5	0xFFFFEA80
GPIO_33	R5	0xFFFFEA84
GPIO_34	P6	0xFFFFEA88
GPIO_35	R7	0xFFFFEA8C
GPIO_36	P7	0xFFFFEA90
GPIO_37	R8	0xFFFFEA94
GPIO_38	P8	0xFFFFEA98
GPIO_47	N15	0xFFFFEABC
DMM_SYNC	N14	0xFFFFEAC0

The register layout is as follows:

Table 7-3. PAD IO Register Bit Descriptions

ВІТ	FIELD	TYPE	RESET (POWER ON DEFAULT)	DESCRIPTION
31-11	NU	RW	0	Reserved
10	SC	RW	0	IO slew rate control: 0 = Higher slew rate 1 = Lower slew rate
9	PUPDSEL	RW	0	Pullup/PullDown Selection 0 = Pull Down 1 = Pull Up (This field is valid only if Pull Inhibit is set as '0')
8	PI	RW	0	Pull Inhibit/Pull Disable 0 = Enable 1 = Disable
7	OE_OVERRIDE	RW	1	Output Override
6	OE_OVERRIDE_CTRL	RW	1	Output Override Control: (A '1' here overrides any o/p manipulation of this IO by any of the peripheral block hardware it is associated with for example a SPI Chip select)
5	IE_OVERRIDE	RW	0	Input Override
4	IE_OVERRIDE_CTRL	RW	0	Input Override Control: (A '1' here overrides any i/p value on this IO with a desired value)
3-0	FUNC_SEL	RW	1	Function select for Pin Multiplexing (Refer to the Pin Mux Sheet)

ADVANCE INFORMATION

Submit Document Feedback

Product Folder Links: AWR6843



7.3 Signal Descriptions

Note

All IO pins of the device (except NERROR IN, NERROR_OUT, and WARM_RESET) are non-failsafe; hence, care needs to be taken that they are not driven externally without the VIO supply being present to the device.

Note

The GPIO state during the power supply ramp is not ensured. In case the GPIO is used in the application where the state of the GPIO is critical, even when NRESET is low, a tri-state buffer should be used to isolate the GPIO output from the radar device and a pull resister used to define the required state in the application. The NRESET signal to the radar device could be used to control the output enable (OE) of the tri-state buffer.

7.3.1 Signal Descriptions - Digital

SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.
BSS_UART_TX	0	Debug UART Transmit [Radar Block]	F14, H14, K13, N10, N13, N4, N5, R8
CAN1_FD_RX	I	CAN1 FD (MCAN) Receive Signal	D13, F14, N10, N4, P12
CAN1_FD_TX	0	CAN1 FD (MCAN) Transmit Signal	E14, H14, N5, P10, R14
CAN2_FD_RX	I	CAN2 FD (MCAN) Receive Signal	E13
CAN2_FD_TX	Ю	CAN2 FD (MCAN) Transmit Signal	E15
DMM0	I	Debug Interface (Hardware In Loop) - Data Line	R4
DMM1	I	Debug Interface (Hardware In Loop) - Data Line	P5
DMM2	I	Debug Interface (Hardware In Loop) - Data Line	R5
DMM3	I	Debug Interface (Hardware In Loop) - Data Line	P6
DMM4	I	Debug Interface (Hardware In Loop) - Data Line	R7
DMM5	I	Debug Interface (Hardware In Loop) - Data Line	P7
DMM6	I	Debug Interface (Hardware In Loop) - Data Line	R8
DMM7	I	Debug Interface (Hardware In Loop) - Data Line	P8
DMM_CLK	I	Debug Interface (Hardware In Loop) - Clock	N15
DMM_MUX_IN	I	Debug Interface (Hardware In Loop) Mux Select between DMM1 and DMM2 (Two Instances)	G13, J13, P4
DMM_SYNC	I	Debug Interface (Hardware In Loop) - Sync	N14
DSS_UART_TX	0	Debug UART Transmit [DSP]	D13, E13, G14, P8, R12
EPWM1A	0	PWM Module 1 - Output A	N5, N8
EPWM1B	0	PWM Module 1 - Output B	H13, N5, P9
EPWM1SYNCI	I		J13
EPWM2A	0	PWM Module 2- Output A	H13, N4, N5, P9
EPWM2B	0	PWM Module 2 - Output B	N4
EPWM2SYNCO	0		R7
EPWM3A	0	PWM Module 3 - Output A	N4
EPWM3SYNCO	0		P6
GPIO_0	Ю	General-purpose I/O	H13
GPIO_1	Ю	General-purpose I/O	J13
GPIO_2	Ю	General-purpose I/O	K13
GPIO_3	Ю	General-purpose I/O	E13
GPIO_4	Ю	General-purpose I/O	H14
GPIO_5	Ю	General-purpose I/O	F14



SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.
GPIO_6	Ю	General-purpose I/O	P11
GPIO_7	Ю	General-purpose I/O	R12
GPIO_8	Ю	General-purpose I/O	R13
GPIO_9	Ю	General-purpose I/O	N12
GPIO_10	Ю	General-purpose I/O	R14
GPIO_11	Ю	General-purpose I/O	P12
GPIO_12	Ю	General-purpose I/O	P13
GPIO_13	Ю	General-purpose I/O	H13
GPIO_14	10	General-purpose I/O	N5
GPIO_15	Ю	General-purpose I/O	N4
GPIO_16	Ю	General-purpose I/O	J13
GPIO_17	Ю	General-purpose I/O	P10
GPIO_18	Ю	General-purpose I/O	N10
GPIO_19	Ю	General-purpose I/O	D13
GPIO_20	Ю	General-purpose I/O	E14
GPIO_21	Ю	General-purpose I/O	F13
GPIO_22	Ю	General-purpose I/O	G14
GPIO_23	Ю	General-purpose I/O	R11
GPIO_24	Ю	General-purpose I/O	N13
GPIO_25	Ю	General-purpose I/O	N8
GPIO_26	Ю	General-purpose I/O	K13
GPIO_27	Ю	General-purpose I/O	P9
GPIO_28	Ю	General-purpose I/O	P4
GPIO_29	Ю	General-purpose I/O	G13
GPIO_30	Ю	General-purpose I/O	C13
GPIO_31	Ю	General-purpose I/O	R4
GPIO_32	Ю	General-purpose I/O	P5
GPIO_33	Ю	General-purpose I/O	R5
GPIO_34	Ю	General-purpose I/O	P6
GPIO_35	Ю	General-purpose I/O	R7
GPIO_36	Ю	General-purpose I/O	P7
GPIO_37	Ю	General-purpose I/O	R8
GPIO_38	Ю	General-purpose I/O	P8
GPIO_47	Ю	General-purpose I/O	N15
I2C_SCL	Ю	I2C Clock	G14, N4
I2C_SDA	Ю	I2C Data	F13, N5
LVDS_TXP[0]	0	Differential data Out – Lane 0	J14
LVDS_TXM[0]	0	Tullerential data Out – Lane 0	J15
LVDS_TXP[1]	0	Differential data Out I and 4	K14
LVDS_TXM[1]	0	Differential data Out – Lane 1	K15
LVDS_CLKP	0	Differential clock Out	L14
LVDS_CLKM	0	Differential clock Out	L15
LVDS_FRCLKP	0	Differential Frame Clock	M14
LVDS_FRCLKM	0	Differential Frame Clock	M15
MCU_CLKOUT	0	Programmable clock given out to external MCU or the processor	N8
MSS_UARTA_RX	ļ	Master Subsystem - UART A Receive	F14, N4, R11



SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.
MSS_UARTA_TX	0	Master Subsystem - UART A Transmit	H14, N13, N5, R4
MSS_UARTB_RX	IO	Master Subsystem - UART B Receive	N4, P4
MSS_UARTB_TX	0	Master Subsystem - UART B Transmit	F14, H14, K13, N13, N5, P10, P7
NDMM_EN	ı	Debug Interface (Hardware In Loop) Enable - Active Low Signal	N13, N5
NERROR_IN	ı	Failsafe input to the device. Nerror output from any other device can be concentrated in the error signaling monitor module inside the device and appropriate action can be taken by Firmware	N7
NERROR_OUT	0	Open drain fail safe output signal. Connected to PMIC/ Processor/MCU to indicate that some severe criticality fault has happened. Recovery would be through reset.	N6
PMIC_CLKOUT	0	Output Clock from AWR6843 device for PMIC	H13, K13, P9
QSPI[0]	Ю	QSPI Data Line #0 (Used with Serial Data Flash)	R13
QSPI[1]	I	QSPI Data Line #1 (Used with Serial Data Flash)	N12
QSPI[2]	I	QSPI Data Line #2 (Used with Serial Data Flash)	R14
QSPI[3]	I	QSPI Data Line #3 (Used with Serial Data Flash)	P12
QSPI_CLK	0	QSPI Clock (Used with Serial Data Flash)	R12
QSPI_CLK_EXT	I	QSPI Clock (Used with Serial Data Flash)	H14
QSPI_CS_N	0	QSPI Chip Select (Used with Serial Data Flash)	P11
RS232_RX	I	Debug UART (Operates as Bus Master) - Receive Signal	N4
RS232_TX	0	Debug UART (Operates as Bus Master) - Transmit Signal	N5
SOP[0]	ı	Sense On Power - Line#0	N13
SOP[1]	I	Sense On Power - Line#1	G13
SOP[2]	1	Sense On Power - Line#2	P9
SPIA_CLK	10	SPI Channel A - Clock	E13
SPIA_CS_N	10	SPI Channel A - Chip Select	E15
SPIA_MISO	Ю	SPI Channel A - Master In Slave Out	E14
SPIA_MOSI	Ю	SPI Channel A - Master Out Slave In	D13
SPIB_CLK	10	SPI Channel B - Clock	F14, R12
SPIB_CS_N	Ю	SPI Channel B Chip Select (Instance ID 0)	H14, P11
SPIB_CS_N_1	Ю	SPI Channel B Chip Select (Instance ID 1)	G13, J13, P13
SPIB_CS_N_2	10	SPI Channel B Chip Select (Instance ID 2)	G13, J13, N12
SPIB_MISO	Ю	SPI Channel B - Master In Slave Out	G14, R13
SPIB_MOSI	Ю	SPI Channel B - Master Out Slave In	F13, N12
SPI_HOST_INTR	0	Out of Band Interrupt to an external host communicating over SPI	P13
SYNC_IN	Į.	Low frequency Synchronization signal input	P4
SYNC_OUT	0	Low Frequency Synchronization Signal output	G13, J13, K13, P4
TCK	I	JTAG Test Clock	P10
TDI	I	JTAG Test Data Input	R11
TDO	0	JTAG Test Data Output	N13
TMS	I	JTAG Test Mode Signal	N10
TRACE_CLK	0	Debug Trace Output - Clock	N15
TRACE_CTL	0	Debug Trace Output - Control	N14
TRACE_DATA_0	0	Debug Trace Output - Data Line	R4
TRACE_DATA_1	0	Debug Trace Output - Data Line	P5
TRACE_DATA_2	0	Debug Trace Output - Data Line	R5
TRACE_DATA_3	0	Debug Trace Output - Data Line	P6
TRACE_DATA_4	0	Debug Trace Output - Data Line	R7



SIGNAL NAME	ME PIN TYPE DESCRIPTION		BALL NO.
TRACE_DATA_5	0	Debug Trace Output - Data Line	P7
TRACE_DATA_6	0	Debug Trace Output - Data Line	R8
TRACE_DATA_7	0	Debug Trace Output - Data Line	P8
FRAME_START	0	Pulse signal indicating the start of each frame	N8, K13, P9
CHIRP_START	0	Pulse signal indicating the start of each chirp	N8, K13, P9
CHIRP_END	0	Pulse signal indicating the end of each chirp	N8, K13, P9
ADC_VALID	0	When high, indicating valid ADC samples	P13, H13
WARM_RESET	Ю	Open drain fail safe warm reset signal. Can be driven from PMIC for diagnostic or can be used as status signal that the device is going through reset.	N9

7.3.2 Signal Descriptions - Analog

INTERFACE	SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.	
	TX1	0	Single ended transmitter1 o/p	B4	
Transmitters	TX2	0	Single ended transmitter2 o/p	B6	
	TX3	0	Single ended transmitter3 o/p	B8	
	RX1	I	Single ended receiver1 i/p	M2	
Receivers	RX2	1	Single ended receiver2 i/p	K2	
Receivers	RX3	Į.	Single ended receiver3 i/p	H2	
	RX4	1	Single ended receiver4 i/p	F2	
Reset	NRESET	1	Power on reset for chip. Active low	R3	
Reference	CLKP	1	In XTAL mode: Differential port for reference crystal In External clock mode: Single ended input reference clock port	B15	
Oscillator	CLKM	ı	In XTAL mode: Differential port for reference crystal In External clock mode: Connect this port to ground	C15	
Reference clock	OSC_CLKOUT	0	Reference clock output from clocking subsystem after cleanup PLL (1.4V output voltage swing).		
Bandgap voltage	VBGAP	0	Device's Band Gap Reference Output	B10	
	VDDIN	Power	1.2V digital power supply	H15, N11, P15, R6	
	VIN_SRAM	Power	1.2V power rail for internal SRAM	G15	
	VNWA	Power	1.2V power rail for SRAM array back bias	P14	
Power supply	VIOIN	Power	I/O Supply (3.3V or 1.8V): All CMOS I/Os would operate on this supply	R10, F15	
	VIOIN_18	Power	1.8V supply for CMOS IO	R9	
	VIN_18CLK	Power	1.8V supply for clock module	B11	
	VIOIN_18DIFF	Power	1.8V supply for LVDS port	D15	
	VPP	Power	Voltage supply for fuse chain	L13	

Submit Document Feedback



INTERFACE	SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.
	VIN_13RF1	Power	1.3V Analog and RF supply,VIN_13RF1 and VIN_13RF2 could be shorted on the board	G5, H5, J5
	VIN_13RF2	Power	1.3V Analog and RF supply	C2,D2
	VIN_18BB	Power	1.8V Analog base band power supply	K5, F5
	VIN_18VCO	Power	1.8V RF VCO supply	B12
Power supply	vss	Ground	Digital ground	L5, L6, L8, L10, K7, K8, K9, K10, K11, J6, J7, J8, J10, H7, H9, H11, G6, G7, G8, G10, F9, F11, E5, E6, E8, E10, E11, R15
	VSSA	Ground	Analog ground	A1, A3, A5, A7, A9, A13, A15, B1, B3, B5, B7, B9, B14, C1, C3, C4, C5, C6, C7, C8, C9, C14, E1, E2, E3, F3, G1, G2, G3, H3, J1, J2, J3, K3, L1, L2, L3, M3, N1, N2, N3, R1
	VOUT_14APLL	0	Internal LDO output	A10
Internal LDO output/inputs	VOUT_14SYNTH	0	Internal LDO output	B13
parte	VOUT_PA	Ю	Internal LDO output	A2, B2
Test and Debug	Analog Test1 / GPADC1	Ю	Analog IO dedicated for ADC service	P1
output for pre- production phase.	Analog Test2 / GPADC2	Ю	Analog IO dedicated for ADC service	P2
	Analog Test3 / GPADC3	Ю	Analog IO dedicated for ADC service	P3
Can be pinned out on production	Analog Test4 / GPADC4	Ю	Analog IO dedicated for ADC service	R2
hardware for field	ANAMUX / GPADC5	Ю	Analog IO dedicated for ADC service	C13
debug	VSENSE / GPADC6	Ю	Analog IO dedicated for ADC service	D14

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback



8 Specifications

8.1 Absolute Maximum Ratings

	PARAMETERS (1) (2)	MIN	MAX	UNIT
VDDIN	1.2 V digital power supply	-0.5	1.4	V
VIN_SRAM	1.2 V power rail for internal SRAM	-0.5	1.4	V
VNWA	1.2 V power rail for SRAM array back bias	-0.5	1.4	V
VIOIN	I/O supply (3.3 V or 1.8 V): All CMOS I/Os would operate on this supply.	-0.5	3.8	V
VIOIN_18	1.8 V supply for CMOS IO	-0.5	2	V
VIN_18CLK	1.8 V supply for clock module	-0.5	2	V
VIOIN_18DIFF	1.8 V supply for LVDS port	-0.5	2	V
VIN_13RF1	1.3 V Analog and RF supply, VIN_13RF1 and VIN_13RF2 could	0.5	4.45	V
VIN_13RF2	be shorted on the board.	-0.5	1.45	V
VIN_13RF1 (1-V Internal LDO bypass mode) VIN 13RF2	Device supports mode where external Power Management block can supply 1 V on VIN_13RF1 and VIN_13RF2 rails. In this configuration, the internal LDO of the device would be kept	-0.5	1.4	V
(1-V Internal LDO bypass mode)	bypassed.			
VIN_18BB	1.8-V Analog baseband power supply	-0.5	2	V
VIN_18VCO supply	1.8-V RF VCO supply	-0.5	2	V
Input and output	Dual-voltage LVCMOS inputs, 3.3 V or 1.8 V (Steady State)	-0.3V	VIOIN + 0.3	
voltage range	nput and output voltage range Dual-voltage LVCMOS inputs, operated at 3.3 V/1.8 V (Transient Overshoot/Undershoot) or external oscillator input		/IOIN + 20% up to % of signal period	V
CLKP, CLKM	Input ports for reference crystal	-0.5	2	V
Clamp current	Input or Output Voltages 0.3 V above or below their respective power rails. Limit clamp current that flows through the internal diode protection cells of the I/O.	-20	20	mA
TJ	Operating junction temperature range	-40	125	°C
T _{STG}	Storage temperature range after soldered onto PC board	– 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 ⁽²⁾	±500	V

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) Corner pins are rated as ±750 V

⁽²⁾ All voltage values are with respect to V_{SS}, unless otherwise noted.



8.3 Power-On Hours (POH)

JUNCTION TEMPERATURE (T _j) (1) (2)	OPERATING CONDITION	NOMINAL CVDD VOLTAGE (V)	POWER-ON HOURS [POH] (HOURS)
−40°C	100% duty cycle	duty such	600 (6%)
75°C			2000 (20%)
95°C		1.2	6500 (65%)
125°C			900 (9%)

- (1) This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.
- (2) The specified POH are applicable with max Tx output power settings using the default firmware gain tables. The specified POH would not be applicable, if the Tx gain table is overwritten using an API.



8.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VDDIN	1.2 V digital power supply	1.14	1.2	1.32	V
VIN_SRAM	1.2 V power rail for internal SRAM	1.14	1.2	1.32	V
VNWA	1.2 V power rail for SRAM array back bias	1.14	1.2	1.32	V
VIOIN	I/O supply (3.3 V or 1.8 V):	3.15	3.3	3.45	V
VIOIN	All CMOS I/Os would operate on this supply.	1.71	1.8	1.89	V
VIOIN_18	1.8 V supply for CMOS IO	1.71	1.8	1.9	V
VIN_18CLK	1.8 V supply for clock module	1.71	1.8	1.9	V
VIOIN_18DIFF	1.8 V supply for LVDS port	1.71	1.8	1.9	V
VIN_13RF1	1.3 V Analog and RF supply. VIN 13RF1 and VIN 13RF2	4.00	4.0	4.00	
VIN_13RF2	could be shorted on the board	1.23	1.3	1.36	V
VIN_13RF1 (1-V Internal LDO bypass mode)	Device supports mode where external Power Management block can supply 1 V on VIN_13RF1 and VIN_13RF2 rails. In	0.95	1	1.05	V
VIN_13RF2 (1-V Internal LDO bypass mode)	this configuration, the internal LDO of the device would be kept bypassed.	0.95	·	1.03	v
VIN18BB	1.8-V Analog baseband power supply	1.71	1.8	1.9	V
VIN_18VCO	1.8V RF VCO supply	1.71	1.8	1.9	V
\ <u>'</u>	Voltage Input High (1.8 V mode)	1.17			V
V_{IH}	Voltage Input High (3.3 V mode)	2.25			V
.,	Voltage Input Low (1.8 V mode)			0.3*VIOIN	V
V_{IL}	Voltage Input Low (3.3 V mode)			0.62	V
V _{OH}	High-level output threshold (I _{OH} = 6 mA)	VIOIN – 450			mV
V _{OL}	Low-level output threshold (I _{OL} = 6 mA)			450	mV
	V _{IL} (1.8V Mode)			0.45	
NRESET	V _{IH} (1.8V Mode)	0.96			
SOP[2:0]	V _{IL} (3.3V Mode)			0.65	V
	V _{IH} (3.3V Mode)	1.57			

8.5 Power Supply Specifications

Table 8-1 describes the four rails from an external power supply block of the AWR6843 device.

Table 8-1. Power Supply Rails Characteristics

Table 6-1.1 Ower Supply Rans Sharacteristics								
SUPPLY	DEVICE BLOCKS POWERED FROM THE SUPPLY	RELEVANT IOS IN THE DEVICE						
1.8 V	Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC, LVDS	Input: VIN_18VCO, VIN18CLK, VIN_18BB, VIOIN_18DIFF, VIOIN_18 LDO Output: VOUT_14SYNTH, VOUT_14APLL						
1.3 V (or 1 V in internal LDO bypass mode) ⁽¹⁾	Power Amplifier, Low Noise Amplifier, Mixers and LO Distribution	Input: VIN_13RF2, VIN_13RF1 LDO Output: VOUT_PA						
3.3 V (or 1.8 V for 1.8 V I/O mode)	Digital I/Os	Input VIOIN						
1.2 V	Core Digital and SRAMs	Input: VDDIN, VIN_SRAM						

⁽¹⁾ Three simultaneous transmitter operation is supported only in 1-V LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin.

Submit Document Feedback



The 1.3-V (1.0 V) and 1.8-V power supply ripple specifications mentioned in Table 8-2 are defined to meet a target spur level of -105 dBc (RF Pin = -15 dBm) at the RX. The spur and ripple levels have a dB-to-dB relationship, for example, a 1-dB increase in supply ripple leads to a \sim 1 dB increase in spur level. Values quoted are rms levels for a sinusoidal input applied at the specified frequency.

Table 8-2. Ripple Specifications

Table of a supplie						
	RF RAIL	RF RAIL				
FREQUENCY (kHz)	1.0 V (INTERNAL LDO BYPASS) (μV _{RMS})	1.3 V (μV _{RMS})	1.8 V (μV _{RMS})			
137.5	7	648	83			
275	5	76	21			
550	3	22	11			
1100	2	4	6			
2200	11	82	13			
4400	13	93	19			
6600	22	117	29			

8.6 Power Consumption Summary

Table 8-3 and Table 8-4 summarize the power consumption at the power terminals.

Table 8-3. Maximum Current Ratings at Power Terminals

PARAMETER	SUPPLY NAME	DESCRIPTION	MIN	TYP	MAX	UNIT		
Current consumption ⁽¹⁾	VDDIN, VIN_SRAM, VNWA	Total current drawn by all nodes driven by 1.2V rail			1000			
	VIN_13RF1, VIN_13RF2	Total current drawn by all nodes driven by 1.3V or 1.0V rail (2TX, 4 RX simultaneously) ⁽³⁾			2000	mA		
	VIOIN_18, VIN_18CLK, VIOIN_18DIFF, VIN_18BB, VIN_18VCO	Total current drawn by all nodes driven by 1.8V rail			850	ША		
	VIOIN	Total current drawn by all nodes driven by 3.3V rail ⁽²⁾		50				

- (1) The specified current values are at typical supply voltage level.
- (2) The exact VIOIN current depends on the peripherals used and their frequency of operation.
- (3) Simultaneous 3 Transmitter operation is supported only with 1-V LDO bypass and PA LDO disable mode. In this mode, the 1-V supply needs to be fed on the VOUT_PA pin. In this case, the peak 1-V supply current goes up to 2500 mA. To enable the LDO bypass mode, see the *Interface Control* document in the mmWave software development kit (SDK).

Table 8-4. Average Power Consumption at Power Terminals

PARAMETER		CONDITION		DESCRIPTION	MIN	TYP	MAX	UNIT
			1TX, 4RX	Regular power ADC mode 6.4		1.19		
Average power	1.0-V internal LDO bypass	24% duty cycle	2TX, 4RX ⁽¹⁾	Msps complex transceiver, 13.13-ms frame, 64 chirps, 256 samples/chirp, 8.5-µs interchirp time, DSP + Hardware accelerator active		1.25		w
consumption (1)	tion (1) LDO bypass mode 1TX, 4RX 48% duty cycle 2TX, 4RX ⁽¹⁾		1TX, 4RX	Regular power ADC mode 6.4		1.62		**
		2TX, 4RX ⁽¹⁾	Msps complex transceiver, 13.13-ms frame, 64 chirps, 256 samples/chirp, 8.5-µs interchirp time, DSP + Hardware accelerator active		1.75			

(1) Two TX antennas are on simultaneously.



8.7 RF Specification

over recommended operating conditions (unless otherwise noted)

	PARAMETER	,	MIN	TYP	MAX	UNIT
	Noise figure 60 to 64 GHz			12		dB
	1-dB compression point (Out Of Band	/ Specified at 10 kHz) ⁽¹⁾		-12		dBm
	1-dB compression point (Out Of Band / Specified at 10 kHz) ⁽¹⁾ Maximum gain Gain range Gain step size IF bandwidth ⁽²⁾ A2D sampling rate (real) A2D sampling rate (complex 1x)	48		dB		
Pacaivar	Gain range			18		dB
	Gain step size		2		dB	
Receiver	IF bandwidth ⁽²⁾	andwidth ⁽²⁾	10	MHz		
	A2D sampling rate (real)			25	Msps	
	A2D sampling rate (complex 1x)				12.5	Msps
	A2D resolution			12		Bits
	Idle Channel Spurs			12	dBFS	
T	Output power			12		dBm
Transmitter	Power backoff range			26		dB
	Frequency range		60		64	GHz
Clock subsystem	Ramp rate		12	250	MHz/µs	
Sabayatom	Phase noise at 1-MHz offset	60 to 64 GHz		-93		dBc/Hz

 ¹⁻dB Compression Point (Out Of Band) is measured by feed a Continuous wave Tone below the lowest HPF cut-off frequency (50 kHz).

Available HPF Corner Frequencies (kHz)

HPF1 HPF2

175, 235, 350, 700 350, 700, 1400, 2800

The filtering performed by the digital baseband chain is targeted to provide:

- Less than ±0.5 dB pass-band ripple/droop, and
- · Better than 60 dB anti-aliasing attenuation for any frequency that can alias back into the pass-band.

8.8 CPU Specifications

over recommended operating conditions (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
DSP Subsystem	Clock Speed		600		MHz
	L1 Code Memory		32		KB
(C674	L1 Data Memory		32		KB
Family)	L2 Memory		256		KB
Master	Clock Speed		200		MHz
Controller Subsystem	Tightly Coupled Memory - A (Program)		512		KB
(R4F Family)	Tightly Coupled Memory - B (Data)		192		KB
Shared Memory	Shared L3 Memory		768		KB

Product Folder Links: AWR6843

⁽²⁾ The analog IF stages include high-pass filtering, with two independently configurable first-order high-pass corner frequencies. The set of available HPF corners is summarized as follows:



8.9 Thermal Resistance Characteristics for FCBGA Package [ABL0161]

THERMAL ME	°C/W ⁽²⁾ (3)	
RΘ _{JC}	Junction-to-case	4.92
RO _{JB}	Junction-to-board	6.57
RO _{JA}	Junction-to-free air	22.3
RO _{JMA}	Junction-to-moving air	N/A ⁽⁴⁾
Psi _{JT}	Junction-to-package top	4.92
Psi _{JB}	Junction-to-board	6.4

- (1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
- (2) °C/W = degrees Celsius per watt.
- (3) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RΘ_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/ JEDEC standards:

Product Folder Links: AWR6843

- JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
- JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- · JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

A junction temperature of 105°C is assumed.


(4) N/A = not applicable



8.10 Timing and Switching Characteristics

8.10.1 Power Supply Sequencing and Reset Timing

The AWR6843 device expects all external voltage rails to be stable before reset is deasserted. Figure 8-1 describes the device wake-up sequence.



A. MCU_CLK_OUT in autonomous mode, where AWR6843 application is booted from the serial flash, MCU_CLK_OUT is not enabled by default by the device bootloader.

Figure 8-1. Device Wake-up Sequence

Submit Document Feedback



8.10.2 Input Clocks and Oscillators

8.10.2.1 Clock Specifications

The AWR6843 requires external clock source (that is, a 40-MHz crystal or external oscillator to CLKP) for initial boot and as a reference for an internal APLL hosted in the device. An external crystal is connected to the device pins. Figure 8-2 shows the crystal implementation.




Figure 8-2. Crystal Implementation

Note

The load capacitors, C_{f1} and C_{f2} in Figure 8-2, should be chosen such that Equation 1 is satisfied. C_L in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator CLKP and CLKM pins.

$$C_{L} = C_{f1} \times \frac{C_{f2}}{C_{f1} + C_{f2}} + C_{P}$$
(1)

Table 8-5 lists the electrical characteristics of the clock crystal.

Table 8-5. Crystal Electrical Characteristics (Oscillator Mode)

······································							
NAME	DESCRIPTION	MIN	TYP	MAX	UNIT		
f _P	Parallel resonance crystal frequency	40			MHz		
CL	Crystal load capacitance	5	8	12	pF		
ESR	Crystal ESR			50	Ω		
Temperature range	Expected temperature range of operation	-40		105	°C		
Frequency tolerance	Crystal frequency tolerance ⁽¹⁾ (2) (3)	-50		50	ppm		
Drive level			50	200	μW		

- (1) The crystal manufacturer's specification must satisfy this requirement.
- (2) Includes initial tolerance of the crystal, drift over temperature, aging and frequency pulling due to incorrect load capacitance.
- (3) Crystal tolerance affects radar sensor accuracy.

In the case where an external clock is used as the clock resource, the signal is fed to the CLKP pin only; CLKM is grounded. The phase noise requirement is very important when a 40-MHz clock is fed externally. Table 8-6 lists the electrical characteristics of the external clock signal.



Table 8-6. External Clock Mode Specifications

DADAME	PARAMETER			SPECIFICATION			
PARAMETER		MIN	TYP	MAX	UNIT		
	Frequency		40		MHz		
	AC-Amplitude	700		1200	mV (pp)		
	DC-V _{il}	0.00		0.20	V		
	DC-V _{ih}	1.6		1.95	V		
Input Clock:	Phase Noise at 1 kHz			-132	dBc/Hz		
External AC-coupled sine wave or DC-coupled square wave	Phase Noise at 10 kHz			-143	dBc/Hz		
Phase Noise referred to 40 MHz	Phase Noise at 100 kHz			-152	dBc/Hz		
	Phase Noise at 1 MHz			-153	dBc/Hz		
	Duty Cycle	35		65	%		
	Freq Tolerance	-50		50	ppm		
	Freq Tolerance	-50		50	ppm		

Submit Document Feedback



8.10.3 Multibuffered / Standard Serial Peripheral Interface (MibSPI)

8.10.3.1 Peripheral Description

The MibSPI/SPI is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (2 to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The MibSPI/SPI is normally used for communication between the microcontroller and external peripherals or another microcontroller.

Standard and MibSPI modules have the following features:

- 16-bit shift register
- · Receive buffer register
- 8-bit baud clock generator
- SPICLK can be internally-generated (master mode) or received from an external clock source (slave mode)
- · Each word transferred can have a unique format.
- SPI I/Os not used in the communication can be used as digital input/output signals

8.10.3.2 MibSPI Transmit and Receive RAM Organization

The Multibuffer RAM is comprised of 256 buffers. Each entry in the Multibuffer RAM consists of 4 parts: a 16-bit transmit field, a 16-bit receive field, a 16-bit control field and a 16-bit status field. The Multibuffer RAM can be partitioned into multiple transfer group with variable number of buffers each.

Section 8.10.3.2.2 and Section 8.10.3.2.3 assume the operating conditions stated in Section 8.10.3.2.1.

8.10.3.2.1 SPI Timing Conditions

		MIN	TYP	MAX	UNIT				
Input Conditi	ons								
t _R	Input rise time	1		3	ns				
t _F	Input fall time	1		3	ns				
Output Cond	itions								
C _{LOAD}	Output load capacitance	2		15	pF				

8.10.3.2.2 SPI Master Mode Switching Parameters (CLOCK PHASE = 0, SPICLK = output, SPISIMO = output, and SPISOMI = input)

NO. ⁽¹⁾ (2) (3)		PARAMETER		TYP	MAX	UNIT	
1	t _{c(SPC)M}	Cycle time, SPICLK ⁽⁴⁾	25		256 _{tc(VCLK)}	ns	
2 ⁽⁴⁾	t _{w(SPCH)M}	Pulse duration, SPICLK high (clock polarity = 0)	0.5t _{c(SPC)M} - 4		$0.5t_{c(SPC)M} + 4$	ns	
2(1)	t _{w(SPCL)M}	Pulse duration, SPICLK low (clock polarity = 1)	0.5t _{c(SPC)M} - 4		$0.5t_{c(SPC)M} + 4$	115	
3 ⁽⁴⁾	t _{w(SPCL)M}	Pulse duration, SPICLK low (clock polarity = 0)	0.5t _{c(SPC)M} - 4		0.5t _{c(SPC)M} + 4	ns	
3(1)	t _{w(SPCH)M}	Pulse duration, SPICLK high (clock polarity = 1)	0.5t _{c(SPC)M} - 4		$0.5t_{c(SPC)M} + 4$	115	
4(4)	t _{d(SPCH-} SIMO)M	Delay time, SPISIMO valid before SPICLK low, (clock polarity = 0)	0.5t _{c(SPC)M} - 3			20	
4(*)	t _{d(SPCL} - SIMO)M	Delay time, SPISIMO valid before SPICLK high, (clock polarity = 1)	0.5t _{c(SPC)M} - 3			ns	
5 ⁽⁴⁾	t _{v(SPCL-} SIMO)M	Valid time, SPISIMO data valid after SPICLK low, (clock polarity = 0)	$0.5t_{c(SPC)M} - 10.5$			ns	
5(4)	t _{v(SPCH-} SIMO)M	Valid time, SPISIMO data valid after SPICLK high, (clock polarity = 1)	$0.5t_{c(SPC)M} - 10.5$			115	



NO. ⁽¹⁾ (2) (3)	PARAMETER			MIN	TYP	MAX	UNIT
6 ⁽⁵⁾	t _{C2TDELAY}	Setup time CS active until SPICLK high (clock polarity = 0)	CSHOLD = 0	(C2TDELAY +2)*t _{c(VCLK)} - 7.5		(C2TDELAY+2) * t _{c(VCLK)} + 7	- ns
			CSHOLD = 1	(C2TDELAY +3) * t _{c(VCLK)} - 7.5		(C2TDELAY+3) * t _{c(VCLK)} + 7	
		Setup time CS active until SPICLK low (clock polarity = 1)	CSHOLD = 0	(C2TDELAY +2)*t _{c(VCLK)} - 7.5		(C2TDELAY+2) * t _{c(VCLK)} + 7	
			CSHOLD = 1	(C2TDELAY +3) * t _{c(VCLK)} - 7.5		(C2TDELAY+3) * t _{c(VCLK)} + 7	
7 ⁽⁵⁾	t _{T2CDELAY}	Hold time, SPICLK low until CS inactive (clock polarity = 0)		0.5*t _{c(SPC)M} + (T2CDELAY + 1) *t _{c(VCLK)} - 7		$0.5^*t_{c(SPC)M}$ + (T2CDELAY + 1) * $t_{c(VCLK)}$ + 7.5	- ns
		Hold time, SPICLK high until CS inactive (clock polarity = 1)		0.5*t _{c(SPC)M} + (T2CDELAY + 1) *t _{c(VCLK)} - 7		$0.5*t_{c(SPC)M} + (T2CDELAY + 1)*t_{c(VCLK)} + 7.5$	
8(4)	t _{su(SOMI-} SPCL)M	Setup time, SPISOMI before SPICLK low (clock polarity = 0)		5			- ns
	t _{su(SOMI-} SPCH)M	Setup time, SPISOMI before SPICLK high (clock polarity = 1)		5			
9(4)	t _{h(SPCL-} SOMI)M	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 0)		3			- ns
	t _{h(SPCH-} SOMI)M	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 1)		3			

- (1) The MASTER bit (SPIGCRx.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is cleared (where x= 0 or 1).
- (2) $t_{c(MSS_VCLK)}$ = master subsystem clock time = 1 / $f_{(MSS_VCLK)}$. For more details, see the Technical Reference Manual.
- (3) When the SPI is in Master mode, the following must be true: For PS values from 1 to 255: t_{c(SPC)M} ≥ (PS +1)t_{c(MSS_VCLK)} ≥ 25ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: t_{c(SPC)M} = 2t_{c(MSS_VCLK)} ≥ 25ns.
- (4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).
- (5) C2TDELAY and T2CDELAY is programmed in the SPIDELAY register




Figure 8-3. SPI Master Mode External Timing (CLOCK PHASE = 0)

Submit Document Feedback






Figure 8-4. SPI Master Mode Chip Select Timing (CLOCK PHASE = 0)

8.10.3.2.3 SPI Master Mode Switching Parameters (CLOCK PHASE = 1, SPICLK = output, SPISIMO = output, and SPISOMI = input)

NO. ⁽¹⁾ (2) (3)		PARAMETER		MIN	TYP	MAX	UNIT	
1	t _{c(SPC)M}	Cycle time, SPICLK ⁽⁴⁾		25		256t _{c(VCLK)}	ns	
2 ⁽⁴⁾	t _{w(SPCH)M}	Pulse duration, SPICLK high (clock p	olarity = 0)	0.5t _{c(SPC)M} - 4		0.5t _{c(SPC)M} + 4	ns	
2(1)	t _{w(SPCL)M}	Pulse duration, SPICLK low (clock po	plarity = 1)	0.5t _{c(SPC)M} - 4		0.5t _{c(SPC)M} + 4	115	
3 ⁽⁴⁾	t _{w(SPCL)M}	Pulse duration, SPICLK low (clock po	plarity = 0)	0.5t _{c(SPC)M} - 4		0.5t _{c(SPC)M} + 4	ns	
3(/	t _{w(SPCH)M}	Pulse duration, SPICLK high (clock p	olarity = 1)	0.5t _{c(SPC)M} - 4		0.5t _{c(SPC)M} + 4	115	
4(4)	t _{d(SPCH-} SIMO)M	Delay time, SPISIMO valid before SF = 0)	PICLK low, (clock polarity	0.5t _{c(SPC)M} - 3			ns	
t	t _{d(SPCL-} SIMO)M	Delay time, SPISIMO valid before SP polarity = 1)	0.5t _{c(SPC)M} - 3			115		
5(4)	t _{v(SPCL} - SIMO)M	Valid time, SPISIMO data valid after spolarity = 0)	SPICLK low, (clock	0.5t _{c(SPC)M} - 10.5			– ns	
3(/	t _{v(SPCH-} SIMO)M	Valid time, SPISIMO data valid after spolarity = 1)	SPICLK high, (clock	0.5t _{c(SPC)M} - 10.5				
	t _{C2TDELAY}	Setup time CS active until SPICLK high (clock polarity = 0)	CSHOLD = 0	0.5*t _{c(SPC)M} + (C2TDELAY + 2)*t _{c(VCLK)} - 7		$\begin{array}{c} 0.5^* t_{c(SPC)M} + \\ (C2TDELAY \\ +2) * t_{c(VCLK)} + \\ 7.5 \end{array}$		
6 ⁽⁵⁾			CSHOLD = 1	0.5*t _{c(SPC)M} + (C2TDELAY + 2)*t _{c(VCLK)} - 7		$0.5^*t_{c(SPC)M} + (C2TDELAY + 2) * t_{c(VCLK)} + 7.5$	ns	
0.07		Setup time CS active until SPICLK	CSHOLD = 0	0.5*t _{c(SPC)M} + (C2TDELAY +2)*t _{c(VCLK)} - 7		$\begin{array}{c} 0.5^* t_{c(SPC)M} + \\ (C2TDELAY \\ +2) * t_{c(VCLK)} + \\ 7.5 \end{array}$	115	
		(clock polarity = 1) CSHOLD = 1	CSHOLD = 1	$\begin{array}{c} 0.5^*t_{c(SPC)M} +\\ (C2TDELAY\\ +3)^*t_{c(VCLK)} -\\ 7 \end{array}$		$0.5^*t_{c(SPC)M} + (C2TDELAY + 3) * t_{c(VCLK)} + 7.5$		
7 ⁽⁵⁾	t _{T2CDELAY}	Hold time, SPICLK low until CS inact	ive (clock polarity = 0)	(T2CDELAY + 1) *t _{c(VCLK)} - 7.5		(T2CDELAY + 1) *t _{c(VCLK)} + 7	ns	
, , ,	12CDELAY	Hold time, SPICLK high until CS inac	tive (clock polarity = 1)	(T2CDELAY + 1) *t _{c(VCLK)} - 7.5		(T2CDELAY + 1) *t _{c(VCLK)} + 7	110	



NO. ⁽¹⁾ (2) (3)		PARAMETER	MIN	TYP	MAX	UNIT
8(4)	t _{su(SOMI-} SPCL)M	Setup time, SPISOMI before SPICLK low (clock polarity = 0)	5			ne
8(4)	t _{su(SOMI-} SPCH)M	Setup time, SPISOMI before SPICLK high (clock polarity = 1)	5			ns
9(4)	t _{h(SPCL} - SOMI)M	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 0)	3			no
9(7)	t _{h(SPCH-} SOMI)M	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 1)	3			ns

- (1) The MASTER bit (SPIGCRx.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set (where x = 0 or 1).
- (2) t_{c(MSS VCLK)} = master subsystem clock time = 1 / f_(MSS VCLK). For more details, see the Technical Reference Manual.
- (3) When the SPI is in Master mode, the following must be true: For PS values from 1 to 255: t_{c(SPC)M} ≥ (PS +1)t_{c(MSS_VCLK)} ≥ 25 ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: t_{c(SPC)M} = 2t_{c(MSS_VCLK)} ≥ 25 ns.
- (4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).
- (5) C2TDELAY and T2CDELAY is programmed in the SPIDELAY register

Submit Document Feedback






Figure 8-5. SPI Master Mode External Timing (CLOCK PHASE = 1)




Figure 8-6. SPI Master Mode Chip Select Timing (CLOCK PHASE = 1)



8.10.3.3 SPI Slave Mode I/O Timings

8.10.3.3.1 SPI Slave Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI = output) $^{(1)}$ $^{(2)}$ $^{(3)}$

NO.		PARAMETER	MIN	TYP	MAX	UNIT	
1	t _{c(SPC)S}	Cycle time, SPICLK ⁽⁴⁾	25			ns	
2 ⁽⁵⁾	t _{w(SPCH)S}	Pulse duration, SPICLK high (clock polarity = 0)	10			ns	
2(1)	t _{w(SPCL)S}	Pulse duration, SPICLK low (clock polarity = 1)	10			115	
3 ⁽⁵⁾	t _{w(SPCL)S}	Pulse duration, SPICLK low (clock polarity = 0)	10			ns	
3(*)	t _{w(SPCH)S}	Pulse duration, SPICLK high (clock polarity = 1)	10			115	
4 ⁽⁵⁾	t _d (SPCH-SOMI)S	Delay time, SPISOMI valid after SPICLK high (clock polarity = 0)			10	ns	
4(-)	t _{d(SPCL-SOMI)S}	Delay time, SPISOMI valid after SPICLK low (clock polarity = 1)			10	115	
5 ⁽⁵⁾	t _{h(SPCH-SOMI)S}	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0)	2				
3(9)	t _{h(SPCL-SOMI)S}	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1)	2			ns	
4 ⁽⁵⁾	t _d (SPCH-SOMI)S	Delay time, SPISOMI valid after SPICLK high (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)			10		
4(0)	t _d (SPCL-SOMI)S	Delay time, SPISOMI valid after SPICLK low (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)			10	ns	
5 ⁽⁵⁾	t _{h(SPCH-SOMI)S}	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	2				
3(-7	t _h (SPCL-SOMI)S	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	2			ns	
6 ⁽⁵⁾	t _{su(SIMO-SPCL)} S	Setup time, SPISIMO before SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	3			no	
U(-)	t _{su(SIMO-SPCH)} S	Setup time, SPISIMO before SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	3			ns	
7 ⁽⁵⁾	t _h (SPCL-SIMO)S	Hold time, SPISIMO data valid after SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	1				
	t _{h(SPCL-SIMO)S}	Hold time, SPISIMO data valid after SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	1			ns	

- (1) The MASTER bit (SPIGCRx.0) is cleared (where x = 0 or 1).
- (2) The CLOCK PHASE bit (SPIFMTx.16) is either cleared or set for CLOCK PHASE = 0 or CLOCK PHASE = 1 respectively.
- (3) $t_{c(MSS_VCLK)}$ = master subsystem clock time = 1 / $f_{(MSS_VCLK)}$. For more details, see the Technical Reference Manual.
- (4) When the SPI is in Slave mode, the following must be true: For PS values from 1 to 255: t_{c(SPC)S} ≥ (PS +1)t_{c(MSS_VCLK)} ≥ 25 ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits.For PS values of 0: t_{c(SPC)S} = 2t_{c(MSS_VCLK)} ≥ 25 ns.
- (5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

Submit Document Feedback






Figure 8-7. SPI Slave Mode External Timing (CLOCK PHASE = 0)




Figure 8-8. SPI Slave Mode External Timing (CLOCK PHASE = 1)



8.10.3.4 Typical Interface Protocol Diagram (Slave Mode)

- 1. Host should ensure that there is a delay of two SPI clocks between CS going low and start of SPI clock.
- 2. Host should ensure that CS is toggled for every 16 bits of transfer through SPI.

Figure 8-9 shows the SPI communication timing of the typical interface protocol.




Figure 8-9. SPI Communication

Submit Document Feedback



8.10.4 LVDS Interface Configuration

The supported AWR6843 LVDS lane configuration is two Data lanes (LVDS_TXP/M), one Bit Clock lane (LVDS_CLKP/M) and one Frame clock lane (LVDS_FRCLKP/M). The LVDS interface is used for debugging. The LVDS interface supports the following data rates:

- 900 Mbps (450 MHz DDR Clock)
- 600 Mbps (300 MHz DDR Clock)
- 450 Mbps (225 MHz DDR Clock)
- 400 Mbps (200 MHz DDR Clock)
- 300 Mbps (150 MHz DDR Clock)
- 225 Mbps (112.5 MHz DDR Clock)
- 150 Mbps (75 MHz DDR Clock)

Note that the bit clock is in DDR format and hence the numbers of toggles in the clock is equivalent to data.




Figure 8-10. LVDS Interface Lane Configuration And Relative Timings

8.10.4.1 LVDS Interface Timings

Table 8-7. LVDS Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Duty Cycle Requirements	max 1 pF lumped capacitive load on LVDS lanes	48%		52%		
Output Differential Voltage	peak-to-peak single-ended with 100 Ω resistive load between differential pairs	250		450	mV	
Output Offset Voltage		1125		1275	mV	
Trise and Tfall	20%-80%, 900 Mbps		330		ps	
Jitter (pk-pk)	900 Mbps		80		ps	




Figure 8-11. Timing Parameters



8.10.5 General-Purpose Input/Output

Section 8.10.5.1 lists the switching characteristics of output timing relative to load capacitance.

8.10.5.1 Switching Characteristics for Output Timing versus Load Capacitance (C_L) (1) (2)

	PARAMETER	TEST CO	ONDITIONS	VIOIN = 1.8V	VIOIN = 3.3V	UNIT
			C _L = 20 pF	2.8	3.0	
t _r	Max rise time		C _L = 50 pF	6.4	6.9	ns
		Slew control = 0	C _L = 75 pF	9.4	10.2	
		Siew Control – 0	C _L = 20 pF	2.8	2.8	
t _f	Max fall time		C _L = 50 pF	6.4	6.6	ns
			C _L = 75 pF	9.4	9.8	
			C _L = 20 pF	3.3	3.3	
t _r	Max rise time		C _L = 50 pF	6.7	7.2	ns
		Slew control = 1	C _L = 75 pF	9.6	10.5	
		Siew Control – 1	C _L = 20 pF	3.1	3.1	
t _f	Max fall time		C _L = 50 pF	6.6	6.6	ns
			C _L = 75 pF	9.6	9.6	

⁽¹⁾ Slew control, which is configured by PADxx_CFG_REG, changes behavior of the output driver (faster or slower output slew rate).

⁽²⁾ The rise/fall time is measured as the time taken by the signal to transition from 10% and 90% of VIOIN voltage.



8.10.6 Controller Area Network - Flexible Data-rate (CAN-FD)

The CAN-FD module supports both classic CAN and CAN FD (CAN with Flexible Data-Rate) specifications. CAN FD feature allows high throughput and increased payload per data frame. The classic CAN and CAN FD devices can coexist on the same network without any conflict.

The CAN-FD has the following features:

- Conforms with CAN Protocol 2.0 A, B and ISO 11898-1
- Full CAN FD support (up to 64 data bytes per frame)
- AUTOSAR and SAE J1939 support
- · Up to 32 dedicated Transmit Buffers
- Configurable Transmit FIFO, up to 32 elements
- Configurable Transmit Queue, up to 32 elements
- Configurable Transmit Event FIFO, up to 32 elements
- Up to 64 dedicated Receive Buffers
- Two configurable Receive FIFOs, up to 64 elements each
- · Up to 128 11-bit filter elements
- Internal Loopback mode for self-test
- Mask-able interrupts, two interrupt lines
- Two clock domains (CAN clock / Host clock)
- Parity / ECC support Message RAM single error correction and double error detection (SECDED)
 mechanism
- Full Message Memory capacity (4352 words).

8.10.6.1 Dynamic Characteristics for the CANx TX and RX Pins

	PARAMETER	MIN	TYP	MAX	UNIT
t _{d(CAN_FD_tx)}	Delay time, transmit shift register to CAN_FD_tx pin ⁽¹⁾			15	ns
t _{d(CAN_FD_rx)}	Delay time, CAN_FD_rx pin to receive shift register ⁽¹⁾			10	ns

¹⁾ These values do not include rise/fall times of the output buffer.

8.10.7 Serial Communication Interface (SCI)

The SCI has the following features:

- Standard universal asynchronous receiver-transmitter (UART) communication
- Standard non-return to zero (NRZ) format
- · Double-buffered receive and transmit functions
- Asynchronous or iso-synchronous communication modes with no CLK pin
- · Capability to use Direct Memory Access (DMA) for transmit and receive data
- Two external pins: RS232_RX and RS232_TX

8.10.7.1 SCI Timing Requirements

Submit Document Feedback

		MIN	TYP	MAX	UNIT
f(baud)	Supported baud rate at 20 pF		921.6		kHz

Product Folder Links: AWR6843



8.10.8 Inter-Integrated Circuit Interface (I2C)

The inter-integrated circuit (I2C) module is a multimaster communication module providing an interface between devices compliant with Philips Semiconductor I2C-bus specification version 2.1 and connected by an I²C-bus™. This module will support any slave or master I2C compatible device.

The I2C has the following features:

- Compliance to the Philips I2C bus specification, v2.1 (The I2C Specification, Philips document number 9398 393 40011)
 - Bit/Byte format transfer
 - 7-bit and 10-bit device addressing modes
 - General call
 - START byte
 - Multi-master transmitter/ slave receiver mode
 - Multi-master receiver/ slave transmitter mode
 - Combined master transmit/receive and receive/transmit mode
 - Transfer rates of 100 kbps up to 400 kbps (Phillips fast-mode rate)
- · Free data format
- Two DMA events (transmit and receive)
- DMA event enable/disable capability
- Module enable/disable capability
- The SDA and SCL are optionally configurable as general purpose I/O
- Slew rate control of the outputs
- · Open drain control of the outputs
- Programmable pullup/pulldown capability on the inputs
- Supports Ignore NACK mode

Note

This I2C module does not support:

- · High-speed (HS) mode
- C-bus compatibility mode
- The combined format in 10-bit address mode (the I2C sends the slave address second byte every time it sends the slave address first byte)



8.10.8.1 I2C Timing Requirements

	(1)	STANDA	RD MODE	FAST MODE		UNIT
		MIN	MAX	MIN	MAX	UNII
t _{c(SCL)}	Cycle time, SCL	10		2.5		μs
t _{su(SCLH-SDAL)}	Setup time, SCL high before SDA low (for a repeated START condition)	4.7		0.6		μs
t _{h(SCLL-SDAL)}	Hold time, SCL low after SDA low (for a START and a repeated START condition)	4		0.6		μs
t _{w(SCLL)}	Pulse duration, SCL low	4.7		1.3		μs
t _{w(SCLH)}	Pulse duration, SCL high	4		0.6		μs
t _{su(SDA-SCLH)}	Setup time, SDA valid before SCL high	250		100		μs
t _{h(SCLL-SDA)}	Hold time, SDA valid after SCL low	0	3.45 ⁽¹⁾	0	0.9	μs
t _{w(SDAH)}	Pulse duration, SDA high between STOP and START conditions	4.7		1.3		μs
t _{su(SCLH-SDAH)}	Setup time, SCL high before SDA high (for STOP condition)	4		0.6		μs
t _{w(SP)}	Pulse duration, spike (must be suppressed)			0	50	ns
C _b (2) (3)	Capacitive load for each bus line		400		400	pF

- (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.
- (2) The maximum th(SDA-SCLL) for I2C bus devices has only to be met if the device does not stretch the low period (tw(SCLL)) of the SCL signal.
- 3) C_b = total capacitance of one bus line in pF. If mixed with fast-mode devices, faster fall-times are allowed.




Figure 8-12. I2C Timing Diagram

Note

- A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum th(SDA-SCLL) has only to be met if the device does not stretch the LOW period
 (tw(SCLL)) of the SCL signal. E.A Fast-mode I2C-bus device can be used in a Standard-mode
 I2C-bus system, but the requirement t_{su(SDA-SCLH)} ≥ 250 ns must then be met. This will
 automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a
 device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA
 line tr max + t_{su(SDA-SCLH)}.

Submit Document Feedback



8.10.9 Quad Serial Peripheral Interface (QSPI)

The quad serial peripheral interface (QSPI) module is a kind of SPI module that allows single, dual, or quad read access to external SPI devices. This module has a memory mapped register interface, which provides a direct interface for accessing data from external SPI devices and thus simplifying software requirements. The QSPI works as a master only. The QSPI in the device is primarily intended for fast booting from quad-SPI flash memories.

The QSPI supports the following features:

- Programmable clock divider
- Six-pin interface
- Programmable length (from 1 to 128 bits) of the words transferred
- Programmable number (from 1 to 4096) of the words transferred
- · Support for 3-, 4-, or 6-pin SPI interface
- Optional interrupt generation on word or frame (number of words) completion
- · Programmable delay between chip select activation and output data from 0 to 3 QSPI clock cycles

Section 8.10.9.2 and Section 8.10.9.3 assume the operating conditions stated in Section 8.10.9.1.

8.10.9.1 QSPI Timing Conditions

		MIN	TYP	MAX	UNIT
Input Condition	ons				
t _R	Input rise time	1		3	ns
t _F	Input fall time	1		3	ns
Output Condi	itions				
C _{LOAD}	Output load capacitance	2		15	pF

8.10.9.2 Timing Requirements for QSPI Input (Read) Timings

Clock Mode 0 (clk polarity = 0; clk phase = 0) is the mode of operation. (1)

		MIN	TYP	MAX	UNIT
t _{su(D-SCLK)}	Setup time, d[3:0] valid before falling sclk edge	7.3			ns
t _{h(SCLK-D)}	Hold time, d[3:0] valid after falling sclk edge	1.5			ns
t _{su(D-SCLK)}	Setup time, final d[3:0] bit valid before final falling sclk edge	7.3 – P ⁽²⁾			ns
t _{h(SCLK-D)}	Hold time, final d[3:0] bit valid after final falling sclk edge	1.5 + P ⁽²⁾			ns

⁽¹⁾ The Device captures data on the falling clock edge in Clock Mode 0, as opposed to the traditional rising clock edge. Although non-standard, the falling-edge-based setup and hold time timings have been designed to be compatible with standard SPI devices that launch data on the falling edge in Clock Mode 0.


(2) P = SCLK period in ns.



8.10.9.3 QSPI Switching Characteristics

NO.		PARAMETER	MIN	TYP	MAX	UNIT
Q1	t _{c(SCLK)}	Cycle time, sclk	12.5			ns
Q2	t _{w(SCLKL)}	Pulse duration, sclk low	Y*P - 3 ⁽¹⁾ (2)			ns
Q3	t _{w(SCLKH)}	Pulse duration, sclk high	Y*P - 3 ⁽¹⁾			ns
Q4	t _{d(CS-SCLK)}	Delay time, sclk falling edge to cs active edge	-M*P - 1 ⁽¹⁾ (3)		-M*P + 2.5 ⁽¹⁾	ns
Q5	t _{d(SCLK-CS)}	Delay time, sclk falling edge to cs inactive edge	N*P – 1 ⁽¹⁾ (3)		N*P + 2.5 ⁽¹⁾	ns
Q6	t _{d(SCLK-D1)}	Delay time, sclk falling edge to d[1] transition	-3.5		7	ns
Q7	t _{ena(CS-D1LZ)}	Enable time, cs active edge to d[1] driven (lo-z)	−P − 4 ⁽³⁾		_P +1 ⁽³⁾	ns
Q8	t _{dis(CS-D1Z)}	Disable time, cs active edge to d[1] tri-stated (hi-z)	−P − 4 ⁽³⁾		–P +1 ⁽³⁾	ns
Q9	t _{d(SCLK-D1)}	Delay time, sclk first falling edge to first d[1] transition (for PHA = 0 only)	-3.5 - P ⁽³⁾		7 – P ⁽³⁾	ns
Q12	t _{su(D-SCLK)}	Setup time, d[3:0] valid before falling sclk edge	7.3			ns
Q13	t _{h(SCLK-D)}	Hold time, d[3:0] valid after falling sclk edge	1.5			ns
Q14	t _{su(D-SCLK)}	Setup time, final d[3:0] bit valid before final falling sclk edge	7.3 — P ⁽³⁾			ns
Q15	t _{h(SCLK-D)}	Hold time, final d[3:0] bit valid after final falling sclk edge	1.5 + P ⁽³⁾			ns


- (1) The Y parameter is defined as follows: If DCLK_DIV is 0 or ODD then, Y equals 0.5. If DCLK_DIV is EVEN then, Y equals (DCLK_DIV/2) / (DCLK_DIV+1). For best performance, it is recommended to use a DCLK_DIV of 0 or ODD to minimize the duty cycle distortion. All required details about clock division factor DCLK_DIV can be found in the device-specific Technical Reference Manual.
- (2) P = SCLK period in ns.
- (3) M = QSPI SPI DC REG.DDx + 1, N = 2



SPRS85v_TIMING_OSPI1_02

Figure 8-13. QSPI Read (Clock Mode 0)





SPRS85v_TIMING_OSPI1_04

Figure 8-14. QSPI Write (Clock Mode 0)



8.10.10 ETM Trace Interface

Section 8.10.10.2 and List item. assume the recommended operating conditions stated in Section 8.10.10.1.

8.10.10.1 ETMTRACE Timing Conditions

		MIN	TYP	MAX	UNIT
Output Cond	itions				
C _{LOAD}	Output load capacitance	2		20	pF

8.10.10.2 ETM TRACE Switching Characteristics

NO.		PARAMETER	MIN	TYP	MAX	UNIT
1	t _{cyc(ETM)}	Cycle time, TRACECLK period	20			ns
2	t _{h(ETM)}	Pulse Duration, TRACECLK High	9			ns
3	t _{I(ETM)}	Pulse Duration, TRACECLK Low	9			ns
4	t _{r(ETM)}	Clock and data rise time			3.3	ns
5	t _{f(ETM)}	Clock and data fall time			3.3	ns
6	t _d (ETMTRACE CLKH- ETMDATAV)	Delay time, ETM trace clock high to ETM data valid	1		7	ns
7	t _{d(ETMTRACE} CLKI- ETMDATAV)	Delay time, ETM trace clock low to ETM data valid	1		7	ns




Figure 8-15. ETMTRACECLKOUT Timing




Figure 8-16. ETMDATA Timing

Submit Document Feedback



8.10.11 Data Modification Module (DMM)

A Data Modification Module (DMM) gives the ability to write external data into the device memory.

The DMM has the following features:

- · Acts as a bus master, thus enabling direct writes to the 4GB address space without CPU intervention
- Writes to memory locations specified in the received packet (leverages packets defined by trace mode of the RAM trace port [RTP] module)
- Writes received data to consecutive addresses, which are specified by the DMM (leverages packets defined by direct data mode of RTP module)
- Configurable port width (1, 2, 4, 8 pins)
- Up to 100 Mbit/s pin data rate

8.10.11.1 DMM Timing Requirements

		MIN	TYP	MAX	UNIT
t _{cyc(DMM)}	Clock period	10			ns
t _R	Clock rise time	1		3	ns
t _F	Clock fall time	1		3	ns
t _{h(DMM)}	High pulse width	6			ns
t _{I(DMM)}	Low pulse width	6			ns
t _{ssu(DMM)}	SYNC active to clk falling edge setup time	2			ns
t _{sh(DMM)}	DMM clk falling edge to SYNC deactive hold time	3			ns
t _{dsu(DMM)}	DATA to DMM clk falling edge setup time	2			ns
t _{dh(DMM)}	DMM clk falling edge to DATA hold time	3			ns




Figure 8-17. DMMCLK Timing




Figure 8-18. DMMDATA Timing



8.10.12 JTAG Interface

Section 8.10.12.2 and Section 8.10.12.3 assume the operating conditions stated in Section 8.10.12.1.

8.10.12.1 JTAG Timing Conditions

		MIN	TYP	MAX	UNIT	
Input Condition	ons					
t _R	Input rise time	1		3	ns	
t _F	Input fall time	1		3	ns	
Output Condi	Output Conditions					
C _{LOAD}	Output load capacitance	2		15	pF	

8.10.12.2 Timing Requirements for IEEE 1149.1 JTAG

NO.			MIN	TYP	MAX	UNIT
1	t _{c(TCK)}	Cycle time TCK	66.66			ns
1a	t _{w(TCKH)}	Pulse duration TCK high (40% of tc)	26.67			ns
1b	t _{w(TCKL)}	Pulse duration TCK low(40% of tc)	26.67			ns
3	t _{su(TDI-TCK)}	Input setup time TDI valid to TCK high	2.5			ns
3	t _{su(TMS-TCK)}	Input setup time TMS valid to TCK high	2.5			ns
4	t _{h(TCK-TDI)}	Input hold time TDI valid from TCK high	18			ns
4	t _{h(TCK-TMS)}	Input hold time TMS valid from TCK high	18			ns

8.10.12.3 Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG

NO.		PARAMETER	MIN	TYP	MAX	UNIT
2	t _{d(TCKL-TDOV)}	Delay time, TCK low to TDO valid	0		25	ns




Figure 8-19. JTAG Timing

Submit Document Feedback



9 Detailed Description

9.1 Overview

The AWR6843 device includes the entire Millimeter Wave blocks and analog baseband signal chain for two transmitters and four receivers, as well as a customer-programmable MCU. This device is applicable as a radar-on-a-chip in use-cases with modest requirements for memory, processing capacity, and application code size. These could be cost-sensitive automotive applications that are evolving from 24-GHz narrowband implementation and some emerging simple ultra-short-range radar applications. Typical application examples for this device include: child presence detection, occupant detection, seat belt reminder, gesture detection, driver vital sign monitoring.

In terms of scalability, the AWR6843 device could be paired with a low-end external MCU, to address more complex applications that might require additional memory for larger application software footprint and faster interfaces. Because the AWR6843 device also provides high speed data interfaces like Serial-LVDS, it is suitable for interfacing with more capable external processing blocks. Here system designers can choose the AWR6843 to provide raw ADC data.

9.2 Functional Block Diagram




Figure 9-1. Functional Block Diagram



9.3 Subsystems

9.3.1 RF and Analog Subsystem

The RF and analog subsystem includes the RF and analog circuitry – namely, the synthesizer, PA, LNA, mixer, IF, and ADC. This subsystem also includes the crystal oscillator and temperature sensors. The three transmit channels can be operated up to a maximum of two at a time (simultaneously) in 1.3-V mode. The three Transmit channels simultaneous operation is supported only with 1-V LDO bypass and PA LDO disabled mode for transmit beamforming purpose, as required. In this mode, the 1-V supply needs to be fed on the VIN_13RF1, VIN_13RF2, and VOUT PA pin; whereas, the four receive channels can all be operated simultaneously.

Submit Document Feedback



9.3.1.1 Clock Subsystem

The AWR6843 clock subsystem generates 60 to 64 GHz from an input reference of 40-MHz crystal. It has a built-in oscillator circuit followed by a clean-up PLL and a RF synthesizer circuit. The output of the RF synthesizer is then processed by an X3 multiplier to create the required frequency in the 60 to 64 GHz spectrum. The RF synthesizer output is modulated by the timing engine block to create the required waveforms for effective sensor operation.

The clean-up PLL also provides a reference clock for the host processor after system wakeup.

The clock subsystem also has built-in mechanisms for detecting the presence of a crystal and monitoring the quality of the generated clock.

Figure 9-2 describes the clock subsystem.




Figure 9-2. Clock Subsystem



9.3.1.2 Transmit Subsystem

The AWR6843 transmit subsystem consists of three parallel transmit chains, each with independent phase and amplitude control. The device supports 6-bit linear phase modulation for MIMO radar.

The transmit chains also support programmable backoff for system optimization.

Figure 9-3 describes the transmit subsystem.




Figure 9-3. Transmit Subsystem (Per Channel)

9.3.1.3 Receive Subsystem

The AWR6843 receive subsystem consists of four parallel channels. A single receive channel consists of an LNA, mixer, IF filtering, A2D conversion, and decimation. All four receive channels can be operational at the same time an individual power-down option is also available for system optimization.

Unlike conventional real-only receivers, the AWR6843 device supports a complex baseband architecture, which uses quadrature mixer and dual IF and ADC chains to provide complex I and Q outputs for each receiver channel. The AWR6843 is targeted for fast chirp systems. The band-pass IF chain has configurable lower cutoff frequencies above 175 kHz and can support bandwidths up to 10 MHz.

Figure 9-4 describes the receive subsystem.




Figure 9-4. Receive Subsystem (Per Channel)

Submit Document Feedback



9.3.2 Processor Subsystem




Figure 9-5. Processor Subsystem

Figure 9-5shows the block diagram for customer programmable processor subsystems in the AWR6843 device. At a high level there are two customer programmable subsystems, as shown separated by a dotted line in the diagram. Left hand side shows the DSP Subsystem which contains TI's high-performance C674x DSP, hardware accelerator, a high-bandwidth interconnect for high performance (128-bit, 200MHz), and associated peripherals – four DMAs for data transfer,

LVDS interface for Measurement data output, L3 Radar data cube memory, ADC buffers, CRC engine, and data handshake memory (additional memory provided on interconnect).

The right side of the diagram shows the Master subsystem. Master subsystem as name suggests is the master of the device and controls all the device peripherals and house-keeping activities of the device. Master subsystem contains Cortex-R4F (Master R4F) processor and associated peripherals and house-keeping components such as DMAs, CRC and Peripherals (I²C, UART, SPIs, CAN, PMIC clocking module, PWM, and others) connected to Master Interconnect through Peripheral Central Resource (PCR interconnect).

Details of the DSP CPU core can be found at http://www.ti.com/product/TMS320C6748.

HIL module is shown in both the subsystems and can be used to perform the radar operations feeding the captured data from outside into the device without involving the RF subsystem. HIL on master SS is for controlling the configuration and HIL on DSPSS for high speed ADC data input to the device. Both HIL modules uses the same IOs on the device, one additional IO (DMM_MUX_IN) allows selecting either of the two.

9.3.3 Automotive Interface

The AWR6843 communicates with the automotive network over the following main interfaces:

2 CAN-FD modules



9.3.4 Host Interface

The host interface can be provided through a SPI, UART, or CAN-FD interface. In some cases the serial interface for automotive applications is transcoded to a different serial standard.

This device communicates with the host radar processor over the following main interfaces:

- Reference Clock Reference clock available for host processor after device wakeup
- Control 4-port standard SPI (slave) for host control. All radio control commands (and response) flow through this interface.
- Reset Active-low reset for device wakeup from host
- Host Interrupt an indication that the mmwave sensor needs host interface
- Error Used for notifying the host in case the radio controller detects a fault

9.3.5 Master Subsystem Cortex-R4F

The master system includes an ARM Cortex R4F processor, clock with a maximum operating frequency of 200 MHz. User applications executing on this processor control the overall operation of the device, including radar control through well-defined API messages, radar signal processing (assisted by the radar hardware accelerator), and peripherals for external interfaces.

See the Technical Reference Manual for a complete description and memory map.

9.3.6 DSP Subsystem

The DSP subsystem includes TI's standard TMS320C674x megamodule and several blocks of internal memory (L1P, L1D, and L2). For complete information including memory map, please refer to Technical Reference Manual.

9.3.7 Hardware Accelerator

The Radar Hardware Accelerator (HWA) is an IP that enables off-loading the burden of certain frequently used computations in FMCW radar signal processing from the main processor. FMCW radar signal processing involves the use of FFT and Log-Magnitude computations to obtain a radar image across the range, velocity, and angle dimensions. Some of the frequently used functions in FMCW radar signal processing can be done within the radar hardware accelerator, while still retaining the flexibility of implementing other proprietary algorithms in the main processor. See the Radar Hardware Accelerator User's Guide for a functional description and features of this module and see the Technical Reference Manual for a complete list of register and memory map.

9.4 Other Subsystems

9.4.1 ADC Channels (Service) for User Application

The AWR6843 device includes provision for an ADC service for user application, where the

GPADC engine present inside the device can be used to measure up to six external voltages. The ADC1, ADC2, ADC3, ADC4, ADC5, and ADC6 pins are used for this purpose.


- ADC itself is controlled by TI firmware running inside the BIST subsystem and access to it for customer's
 external voltage monitoring purpose is via 'monitoring API' calls routed to the BIST subsystem. This API
 could be linked with the user application running on the Master R4.
- BIST subsystem firmware will internally schedule these measurements along with other RF and Analog
 monitoring operations. The API allows configuring the settling time (number of ADC samples to skip) and
 number of consecutive samples to take. At the end of a frame, the minimum, maximum and average of the
 readings will be reported for each of the monitored voltages.

GPADC Specifications:

- 625 Ksps SAR ADC
- 0 to 1.8V input range
- 10-bit resolution

Submit Document Feedback

• For 5 out of the 6 inputs, an optional internal buffer (0.4-1.4V input range) is available. Without the buffer, the ADC has a switched capacitor input load modeled with 5pF of sampling capacitance and 12pF parasitic capacitance (GPADC channel 6, the internal buffer is not available).



A. GPADC structures are used for measuring the output of internal temperature sensors. The accuracy of these measurements is ±7°C.

Figure 9-6. ADC Path

9.4.1.1 GP-ADC Parameter

PARAMETER	TYP	UNIT
ADC supply	1.8	V
ADC unbuffered input voltage range	0 – 1.8	V
ADC buffered input voltage range ⁽¹⁾	0.4 – 1.3	V
ADC resolution	10	bits
ADC offset error	±5	LSB
ADC gain error	±5	LSB
ADC DNL	-1/+2.5	LSB
ADC INL	±2.5	LSB
ADC sample rate ⁽²⁾	625	Ksps
ADC sampling time ⁽²⁾	400	ns
ADC internal cap	10	pF
ADC buffer input capacitance	2	pF
ADC input leakage current	3	uA

- (1) Outside of given range, the buffer output will become nonlinear.
- (2) ADC itself is controlled by TI firmware running inside the BIST subsystem. For more details please refer to the API calls.



10 Applications, Implementation, and Layout

Note

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

Application information can be found on AWR Application web page.

10.2 Reference Schematic

Please check the device product page for latest Hardware design information under Design Kits - typically, at Design & development.

Listed for convenience are: Design Files, Schematics, Layouts, and Stack up for PCB.

- Altium XWR6843 EVM Design Files
- XWR6843 EVM Schematic Drawing, Assembly Drawing, and Bill of Materials

Submit Document Feedback



11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions follow.

11.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, *AWR6843*). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- **XA** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing. **TMDS** Fully-qualified development-support product.

XA and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (XA or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ABL0161), the temperature range (for example, blank is the default automotive temperature range). Figure 11-1 provides a legend for reading the complete device name for any *AWR6843* device.

For orderable part numbers of *AWR6843* devices in the ABL0161 package types, see the Package Option Addendum of this document, the TI website (www.ti.com),or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the xWR6843 Device Errata.






Figure 11-1. Device Nomenclature

11.2 Tools and Software

Models

xWR6843 BSDL model

Boundary scan database of testable input and output pins for IEEE 1149.1 of the specific device.

xWR6843 IBIS model

IO buffer information model for the IO buffers of the device. For simulation on a circuit board, see IBIS Open Forum.

xWR6843 checklist for schematic review, layout review,bringup/wakeup A set of steps in spreadsheet form to select system functions and pinmux options. Specific EVM schematic and layout notes to apply to customer engineering. A bring up checklist is suggested for customers.

11.3 Documentation Support

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (AWR6843). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

The current documentation that describes the DSP, related peripherals, and other technical collateral follows.

Errata

xWR6843 Device Errata Describes known advisories, limitations, and cautions on silicon and provides workarounds.

11.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

Submit Document Feedback



11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

ARM® and Cortex® are registered trademarks of ARM Limited.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information 12.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback




ABL0161B



PACKAGE OUTLINE

FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

www.ti.com




EXAMPLE BOARD LAYOUT

ABL0161B

FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).

www.ti.com




EXAMPLE STENCIL DESIGN

ABL0161B

FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

www.ti.com





6-Aug-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AWR6843AQGABLQ1	ACTIVE	FC/CSP	ABL	161	176	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	AWR6843 QG 678A 678A ABL	Samples
AWR6843AQGABLRQ1	ACTIVE	FC/CSP	ABL	161	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	AWR6843 QG 678A 678A ABL	Samples
XA6843ABGABL	ACTIVE	FC/CSP	ABL	161	1	TBD	Call TI	Call TI	-40 to 125	XAWR6843 BG 678A ABL	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

6-Aug-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Aug-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AWR6843AQGABLRQ1	FC/CSP	ABL	161	1000	330.0	24.4	10.7	10.7	1.65	16.0	24.0	Q1

www.ti.com 5-Aug-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AWR6843AQGABLRQ1	FC/CSP	ABL	161	1000	336.6	336.6	41.3

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated