

Current Mode PWM Power Switch

❖ GENERAL DESCRIPTION

AX6228 combines a dedicated current mode PWM controller with a high voltage power MOSFET. It is optimized for high performance, low standby power, and cost effective off-line flyback converter applications in under 16W range.


AX6228 offers complete protection coverage with automatic self-recovery feature including Cycle-by-Cycle current limiting (OCP), over load protection (OLP), VDD over voltage clamp and under voltage lockout (UVLO). Excellent EMI performance is achieved with proprietary frequency shuffling technique together with soft switching control at the totem pole gate drive output.

The tone energy at below 20KHz is minimized in the design and audio noise is eliminated during operation. AX6228 is offered in PDIP-8L package.

❖ FEATURES

- Power on Soft Start Reducing MOSFET V_{DS} Stress
- Frequency Shuffling for EMI
- Extended Burst Mode Control For Improved Efficiency and Minimum Standby Power Design
- Audio Noise Free Operation
- Fixed 50KHz Switching Frequency
- Internal Synchronized Slope Compensation
- Low VDD Startup Current and Low Operating Current
- Leading Edge Blanking on Current Sense Input
- Good Protection Coverage With Auto Self-Recovery
 - ◆ VDD Over Voltage Clamp and Under Voltage Lockout with Hysteresis (UVLO)
 - ◆ Line Input Compensated Cycle-by-Cycle Over-current Threshold Setting for Constant Output Power Limiting Over Universal Input Voltage Range
 - ◆ Overload Protection (OLP)
 - ◆ Over Voltage Protection (OVP)
- Compatible with OB2358/CR6228
- Pb-Free PDIP-8L

❖ BLOCK DIAGRAM



❖ ABSOLUTE MAXIMUM RATINGS ($T_A=25^{\circ}\text{C}$)

Characteristics	Symbol	Rating	Unit
Drain Voltage (off state)		-0.3 to 600	V
VDD Voltage		-0.3 to 30	V
VDDG Input Voltage		-0.3 to 30	V
VDD Clamp Continuous Current		10	mA
FB Input Voltage		-0.3 to 7	V
Sense Input Voltage		-0.3 to 7	V
Min/Max Operating Junction Temperature	T_J	-20 to 150	$^{\circ}\text{C}$
Min/Max Storage Temperature	T_{STG}	-55 to 160	$^{\circ}\text{C}$
Lead Temperature (Soldering, 10secs)		260	$^{\circ}\text{C}$
Thermal Resistance from Junction to case	θ_{JC}	25	$^{\circ}\text{C/W}$
Thermal Resistance from Junction to ambient	θ_{JA}	70	$^{\circ}\text{C/W}$

Note: θ_{JA} is measured with the PCB copper area (need connect to OUT pin) of approximately 1.5 in² (Multi-layer).

❖ ELECTRICAL CHARACTERISTICS

($T_A=25^{\circ}\text{C}$, $V_{DD}=V_{DDG}=16\text{V}$, unless otherwise specified)

Characteristics	Symbol	Conditions	Min	Typ	Max	Units
Supply Voltage (VDD)						
VDD Start-up Current	I_{ST}	$V_{DD}=14.5\text{V}$, measure leakage current into VDD	-	6	20	μA
Operation Current	$I_{V_{DD}}_{\text{Operation}}$	$V_{FB}=3\text{V}$	-	2.1	-	mA
VDD Under Voltage Lockout Enter	$U_{VLO(ON)}$		8.7	9.3	10.7	V
VDD Under Voltage Lockout Exit (Recovery)	$U_{VLO(OFF)}$		14.8	15.3	16.0	V
Over Voltage Protection	$O_{VP(ON)}$	$FB=3\text{V}$ ramp up V_{DD} until gate clock is off	27.0	28.8	30.0	V
VDD Zener Clamp Voltage	V_{DD_Clamp}	$I_{DD}=10\text{mA}$	-	30	-	V
Feedback Input Section (FB Pin)						
V_{FB} Open Loop Voltage	V_{FB_Open}		5.4	5.6	6.0	V
FB Pin Short Circuit Current	I_{FB_Short}	Short FB pin to GND and measure current	-	1.45	-	mA
Zero Duty Cycle FB Threshold Voltage	V_{TH_0D}		-	1.23	-	V
Power Limiting FB Threshold Voltage	V_{TH_PL}		-	4.2	-	V
Power Limiting FB Debounce Time	T_{D_PL}		-	50	-	ms
Input Impedance	Z_{FB_IN}		-	4	-	K Ω

❖ ELECTRICAL CHARACTERISTICS (CONTINUOUS)

($T_A=25^{\circ}\text{C}$, $V_{DD}=V_{DDG}=16\text{V}$, unless otherwise specified)

Characteristics	Symbol	Conditions	Min	Typ	Max	Units
Current Sense Input (Sense Pin)						
Soft start time			-	4	-	ms
Leading Edge Blanking Time	T_blanking		-	270	-	ns
Input Impedance	Z _{SENSE_IN}		-	40	-	KΩ
Over Current Detection and Control Delay	T _{D_OC}	From over current occurs till the Gatedriver output start to turn off	-	120	-	ns
Internal Current Limiting Threshold Voltage	V _{TH_OC}	FB=3.3V	0.78	0.83	0.88	V
Oscillator						
Noraml Oscillation Frequency	F _{OSC}		43	48	53	KHz
Frequency Temperature Stability	Δf_Temp		-	5	-	%
Frequency Voltage Stability	Δf_V _{DD}		-	5	-	%
Maximum duty cycle	D_max		70	80	90	%
Burst Mode Base Frequency	F_Burst		-	22	-	KHz
Power Mosfet Section						
MOSFET Drain-Source Breakdown Voltage	BV _{dss}		600	-	-	V
Static Drain to Source On Resistance	R _{DS(ON)}		-	4.9	5.5	Ω
Frequency						
Frequency Modulation range/Base frequency	Δ_V _{DD}		-4	-	4	%

Soft Start

AX6228 features an internal 4ms soft start to soften the electrical stress occurring in the power supply during startup. It is activated during the power on sequence. As soon as VDD reaches UVLO (OFF), the peak current is gradually increased from nearly zero to the maximum level of 0.83V. Every restart up is followed by a soft start.

Frequency shuffling for EMI improvement

The frequency Shuffling (switching frequency modulation) is implemented in AX6228. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the conduction band EMI and therefore eases the system design.

Extended Burst Mode Operation

At light load or zero load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the switching frequency. Lower switching frequency leads to the reduction on the power loss and thus conserves the energy. The switching frequency is internally adjusted at no load or light load condition.

The switch frequency reduces at light/no load condition to improve the conversion efficiency. At light load or no load condition, the FB input drops below burst mode threshold level and device enters burst mode control. The gate drive output switches only when VDD voltage drops below a preset level and FB input is active to output an on state. Otherwise the gate drive remains at off state to minimize the switching loss and reduces the standby power consumption to the greatest extend. The switching frequency control also eliminates the audio noise at any loading conditions.

Oscillator Operation

The switching frequency of AX6228 is internally fixed at 50KHz. No external frequency setting components are required for PCB design simplification.

Current Sensing and Leading Edge Blanking

Cycle-by-Cycle current limiting is offered in AX6228 current mode PWM control. The switch current is detected by a sense resistor into the sense pin. An internal leading edge blanking circuit chops off the sensed voltage spike at initial internal power MOSFET on state due to snubber diode reverse recovery and surge gate current of internal power MOSFET so that the external RC filtering on sense input is no longer needed. The current limiting comparator is disabled and cannot turn off the internal power MOSFET during the blanking period. The PWM duty cycle is determined by the current sense input voltage and the FB input voltage.

Internal Synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

Drive

The internal power MOSFET in AX6228 is driven by a dedicated gate driver for power switch control. Too weak the gate driver strength results in higher conduction and switch loss of MOSFET while too strong gate drive results the compromise of EMI.

Operation Description

A good tradeoff is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme.


In addition to the gate drive control scheme mentioned, the gate drive strength can also be adjusted externally by a resistor connected between VDD and VDDG, the falling edge of the Drain output can be well controlled. It provides great flexibility for system EMI design.

Protection Controls

Good power supply system reliability is achieved with its rich protection features including Cycle-by-Cycle Current Limiting (OCP), Overload Protection (OLP) and Over Voltage Clamp, Under Voltage Lockout on VDD (UVLO). The OCP is line voltage compensated to achieve constant output power limit over the universal input voltage range.

At overload condition when FB input voltage exceeds power limit threshold value for more than TD_PL, control circuit reacts to shut down the switcher. Switcher restarts when VDD voltage drops below UVLO limit. VDD is supplied by transformer auxiliary winding output. It is clamped when VDD is higher than 30V. The output of AX6228 is shut down when VDD drops below UVLO_ON limit and Switcher enters power on start-up sequence.

❖ **PACKAGE OUTLINES**



Symbol	Dimensions in millimeters			Dimensions in inches		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	-	-	5.33	-	-	0.21
A1	0.38			0.015	-	-
A2	2.92	3.3	4.95	0.115	0.13	0.195
B	0.36	0.46	0.51	0.014	0.018	0.02
B1	1.14	1.52	1.78	0.045	0.06	0.07
B2	0.76	0.99	1.14	0.03	0.039	0.045
C	0.2	0.25	0.36	0.008	0.01	0.014
D	9.02	9.27	10.16	0.355	0.365	0.4
E	7.62	7.87	8.26	0.3	0.31	0.325
E1	6.1	6.35	7.11	0.24	0.25	0.28
e	2.54 BSC			0.100 BSC		
L	2.92	3	3.81	0.115	0.13	0.15
eB	-	-	10.92	-	-	0.43
S	0.13	-	-	0.005	-	-

JEDEC outline: MO-100 BA