## Am28F256A

# Advanced Micro Devices

# 256 Kilobit (32,768 x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory with Embedded Algorithms

#### DISTINCTIVE CHARACTERISTICS

- **■** High performance
  - 70 ns maximum access time
- CMOS low power consumption
  - 30 mA maximum active current
  - 100 μA maximum standby current
  - No data retention power consumption
- Compatible with JEDEC-standard byte-wide 32-Pin EPROM pinouts
  - 32-pin PDIP
  - 32-pin PLCC
  - 32-pin TSOP
  - 32-pin LCC
- 100,000 write/erase cycles minimum
- Write and erase voltage 12.0 V ±5%
- Latch-up protected to 100 mA from −1 V to Vcc +1 V

- **■** Embedded Erase Electrical Bulk Chip-Erase
  - 1.5 seconds typical chip-erase including pre-programming
- **■** Embedded Program
  - 14 μs typical byte-program including time-out
  - 0.5 second typical chip program
- Command register architecture for microprocessor/microcontroller compatible write interface
- On-chip address and data latches
- Advanced CMOS flash memory technology
  - Low cost single transistor memory cell
- Embedded algorithms for completely self-timed write/erase operations

#### **GENERAL DESCRIPTION**

The Am28F256A is a 256K Flash memory organized as 32K bytes of 8 bits each. AMD's Flash memories offer the most cost-effective and reliable read/write non-volatile random access memory. The Am28F256A is packaged in 32-pin PDIP, PLCC, and TSOP versions. It is designed to be reprogrammed and erased in-system or in standard EPROM programmers. The Am28F256A is erased when shipped from the factory.

The standard Am28F256A offers access times as fast as 70 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the Am28F256A has separate chip enable  $(\overline{\text{CE}})$  and output enable  $(\overline{\text{OE}})$  controls.

AMD's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The Am28F256A uses a command register to manage this functionality, while maintaining a standard JEDEC Flash Standard 32-pin pinout. The command register allows for 100% TTL level control inputs and fixed power supply levels during erase and programming.

AMD's Flash technology reliably stores memory contents even after 100,000 erase and program cycles. The AMD cell is designed to optimize the erase and programming mechanisms. In addition, the combination

of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The Am28F256A uses a  $12.0\,\mathrm{V}\pm5\%\,\mathrm{V}_{PP}$  high voltage input to perform the erase and programming functions.

The highest degree of latch-up protection is achieved with AMD's proprietary non-epi process. Latch-up protection is provided for stresses up to 100 milliamps on address and data pins from –1 V to Vcc +1 V.

#### **Embedded Program**

The Am28F256A is byte programmable using the Embedded Programming algorithm. The Embedded Programming algorithm does not require the system to time-out or verify the data programmed. The typical room temperature programming time of the Am28F256A is one half second.

#### **Embedded Erase**

The entire chip is bulk erased using the Embedded Erase algorithm. The Embedded Erase algorithm automatically programs the entire array prior to electrical erase. The timing and verification of electrical erase are controlled internal to the device. Typical erasure at room

Publication# **18879** Rev. **B** Amendment **/0** Issue Date: **November 1995** 

temperature is accomplished in 1.5 seconds, including preprogramming.

AMD's Am28F256A is entirely pin and software compatible with AMD's Am28F020A, Am28F010A and Am28F512A Flash memories.

#### **Embedded Programming Algorithm vs.** Flashrite Programming Algorithm

The Flashrite Programming algorithm requires the user to write a program set-up command, a program command (program data and address), and a program verify command followed by a read and compare operation. The user is required to time the programming pulse width in order to issue the program verify command. An integrated stop timer prevents any possibility of overprogramming. Upon completion of this sequence the data is read back from the device and compared by the user with the data intended to be written; if there is not a match, the sequence is repeated until there is a match or the sequence has been repeated 25 times.

AMD's Embedded Programming algorithm requires the user to only write a program set-up command and a program command (program data and address). The device automatically times the programming pulse width, provides the program verify and counts the number of sequences. A status bit, Data Polling, provides feedback to the user as to the status of the programming operation.

#### Embedded Erase Algorithm vs. Flasherase Erase **Algorithm**

The Flasherase Erase algorithm requires the device to be completely programmed prior to executing an erase command. To invoke the erase operation the user writes an erase set-up command, an erase command, and an erase verify command. The user is required to time the erase pulse width in order to issue the erase verify


command. An integrated stop timer prevents any possibility of overerasure. Upon completion of this sequence the data is read back from the device and compared by the user with erased data. If there is not a match, the sequence is repeated until there is a match or the sequence has been repeated 1,000 times.

AMD's Embedded Erase algorithm requires the user to only write an erase set-up command and erase command. The device will automatically pre-program and verify the entire array. Then the device automatically times the erase pulse width, provides the erase verify and counts the number of sequences. A status bit, Data Polling, provides feedback to the user as to the status of the erase operation.

Commands are written to the command register using standard microprocessor write timings. Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. For system design simplification, the Am28F256A is designed to support either WE or CE controlled writes. During a system write cycle, addresses are latched on the falling edge of WE or CE whichever occurs last. Data is latched on the rising edge of WE or CE whichever occurs first. To simplify the following discussion, the WE pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the WE signal.

AMD's Flash technology combines years of EPROM and EEPROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The Am28F256A electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

#### **BLOCK DIAGRAM**




18879B-1

### **PRODUCT SELECTOR GUIDE**

2-36

Family Part No.:		Am28F256A					
Ordering Part No.:							
±10% V <sub>CC</sub> Tolerance		-90	-120	-150	-200		
±5% Vcc Tolerance	-75	-95					
Max Access Time (ns)	70	90	120	150	20		
CE (E) Access (ns)	70	90	120	150	200		
OE (G) Access (ns)	35	35	50	55	55		

#### **CONNECTION DIAGRAMS**




Note: Pin 1 is marked for orientation. \*Also available in LCC.


## **CONNECTION DIAGRAMS (continued)**



32-Pin — Standard Pinout



## **LOGIC SYMBOL**




18879B-5

2-38 Am28F256A

#### ORDERING INFORMATION

#### **Standard Products**

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM28F256A-75	PC, JC, EC, FC					
AM28F256A-90						
AM28F256A-95						
AM28F256A-120	PC, PI, JC, JI, PE,					
AM28F256A-150	PEB, JE, JEB, EC,					
AM28F256A-200	FC, EI, FI, EE, FE, EEB, FEB					

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



#### PIN DESCRIPTION

#### A0-A14

Address Inputs for memory locations. Internal latches hold addresses during write cycles.

#### CE (E)

Chip Enable active low input activates the chip's control logic and input buffers. Chip Enable high will deselect the device and operates the chip in stand-by mode.

#### DQ0-DQ7

Data Inputs during memory write cycles. Internal latches hold data during write cycles. Data Outputs during memory read cycles.

#### NC

No Connect-corresponding pin is not connected internally to the die.

#### OE (G)

Output Enable active low input gates the outputs of the device through the data buffers during memory

read cycles. Output Enable is high during command sequencing and program/erase operations.

#### $V_{cc}$

Power supply for device operation. (5.0 V  $\pm$  5% or 10%)

#### VP

Program voltage input.  $V_{PP}$  must be at high voltage in order to write to the command register. The command register controls all functions required to alter the memory array contents. Memory contents cannot be altered when  $V_{PP} \le V_{CC} + 2 \ V$ .

#### $V_{ss}$

Ground.

#### WE (W)

Write Enable active low input controls the write function of the command register to the memory array. The target address is latched on the falling edge of the Write Enable pulse and the appropriate data is latched on the rising edge of the pulse. Write Enable high inhibits writing to the device.

#### **BASIC PRINCIPLES**

The Am28F256A uses 100% TTL-level control inputs to manage the command register. Erase and reprogramming operations use a fixed 12.0 V  $\pm$  5% high voltage input.

#### **Read Only Memory**

Without high V<sub>PP</sub> voltage, the Am28F256A functions as a read only memory and operates like a standard EPROM. The control inputs still manage traditional read, standby, output disable, and Auto select modes.

#### **Command Register**

The command register is enabled only when high voltage is applied to the  $V_{PP}$  pin. The erase and reprogramming operations are only accessed via the register. In addition, two-cycle commands are required for erase and reprogramming operations. The traditional read, standby, output disable, and Auto select modes are available via the register.

The Am28F256A's command register is written using standard microprocessor write timings. The register controls an internal state machine that manages all device operations. For system design simplification, the Am28F256A is designed to support either  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  controlled writes. During a system write cycle, addresses are latched on the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  whichever occurs last. Data is latched on the rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  whichever occur first. To simplify the following discussion, the  $\overline{\text{WE}}$  pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the  $\overline{\text{WE}}$  signal.

## Overview of Erase/Program Operations Embedded Erase Algorithm

AMD now makes erasure extremely simple and reliable. The Embedded Erase algorithm requires the user to only write an erase set-up command and erase command. The device will automatically pre-program and verify the entire array. The device automatically times the erase pulse width, provides the erase verify and counts the number of sequences. A status bit, Data Polling, provides feedback to the user as to the status of the erase operation.

#### **Embedded Programming Algorithm**

AMD now makes programming extremely simple and reliable. The Embedded Programming algorithm requires the user to only write a program set-up command and a program command. The device automatically times the programming pulse width, provides the program verify and counts the number of sequences. A status bit, Data Polling, provides feedback to the user as to the status of the programming operation.

#### **Data Protection**

The Am28F256A is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. The Am28F256A powers up in its read only state. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting from Vcc power-up and power-down transitions or system noise.

#### Low Vcc Write Inhibit

To avoid initiation of a write cycle during  $V_{\rm CC}$  power-up and power-down, the Am28F256A locks out write cycles for  $V_{\rm CC} < V_{\rm LKO}$  (see DC characteristics section for voltages). When  $V_{\rm CC} < V_{\rm LKO}$ , the command register is disabled, all internal program/erase circuits are disabled, and the device resets to the read mode. The Am28F256A ignores all writes until  $V_{\rm CC} > V_{\rm LKO}$ . The user must ensure that the control pins are in the correct logic state when  $V_{\rm CC} > V_{\rm LKO}$  to prevent unintentional writes.

#### Write Pulse "Glitch" Protection

Noise pulses of less than 10 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$  or  $\overline{WE}$  will not initiate a write cycle.

#### **Logical Inhibit**

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$  or  $\overline{WE} = V_{IH}$ . To initiate a write cycle  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

#### **Power-Up Write Inhibit**

Power-up of the device with  $\overline{WE} = \overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IH}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.





#### **FUNCTIONAL DESCRIPTION**

#### **Description of User Modes**

Table 1. Am28F256A User Bus Operations (Notes 7 and 8)

	Operation	CE (E)	ŌĒ (G)	WE (W)	V <sub>PP</sub> (Note 1)	Α0	A9	I/O
	Read	VIL	VIL	Х	VPPL	A0	A9	Dout
	Standby	ViH	Х	Х	VPPL	Х	Х	HIGH Z
Basel Only	Output Disable	VIL	ViH	ViH	VPPL	Χ	Х	HIGH Z
Read-Only	Auto-select Manufacturer Code (Note 2)	VIL	VIL	V <sub>IH</sub>	V <sub>PPL</sub>	VIL	V <sub>ID</sub> (Note 3)	CODE (01H)
	Auto-select Device Code (Note 2)	VIL	VIL	ViH	VPPL	ViH	V <sub>ID</sub> (Note 3)	CODE (2FH)
	Read	VIL	VIL	ViH	VPPH	A0	A9	Dout (Note 4)
Dood/M/site	Standby (Note 5)	ViH	Х	Х	VPPH	Х	Х	HIGH Z
Read/Write	Output Disable	VIL	ViH	ViH	VPPH	Х	Х	HIGH Z
	Write	VIL	Vih	VIL	Vррн	A0	A9	DIN (Note 6)

#### Legend:

X = Don't care, where Don't Care is either  $V_{IL}$  or  $V_{IH}$  levels.  $V_{PPL} = V_{PP} \le V_{CC} + 2 V$ . See DC Characteristics for voltage levels of  $V_{PPH}$ .  $0 \ V < An < V_{CC} + 2 \ V$ , (normal TTL or CMOS input levels, where n = 0 or 9).

- 1. V<sub>PPL</sub> may be grounded, connected with a resistor to ground, or ≤ V<sub>CC</sub> +2.0 V. V<sub>PPH</sub> is the programming voltage specified for the device. Refer to the DC characteristics. When V<sub>PP</sub> = V<sub>PPL</sub>, memory contents can be read but not written or erased.
- 2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 2.
- 3.  $11.5 \le V_{ID} \le 13.0 \text{ V}$ . Minimum  $V_{ID}$  rise time and fall time (between 0 and  $V_{ID}$  voltages) is 500 ns.
- 4. Read operation with VPP = VPPH may access array data or the Auto select codes.
- 5. With VPP at high voltage, the standby current is Icc + IPP (standby).
- 6. Refer to Table 3 for valid DIN during a write operation.
- 7. All inputs are Don't Care unless otherwise stated, where Don't Care is either V<sub>IL</sub> or V<sub>IH</sub> levels. In the Auto select mode all addresses except A9 and A0 must be held at V<sub>IL</sub>.
- 8. If Vcc≤ 1.0 Volt, the voltage difference between Vpp and Vcc should not exceed 10.0 Volts. Also, the Am28F256A has a Vpp rise time and fall time specification of 500 ns minimum.

#### **READ ONLY MODE**

## $V_{PP} < V_{CC} + 2 V$

## **Command Register Inactive**

#### Read

The Am28F256A functions as a read only memory when  $V_{PP} < V_{CC} + 2 V$ . The Am28F256A has two control functions. Both must be satisfied in order to output data.  $\overline{CE}$  controls power to the device. This pin should be used for specific device selection.  $\overline{OE}$  controls the device outputs and should be used to gate data to the output pins if a device is selected.

Address access time tacc is equal to the delay from stable addresses to valid output data. The chip enable access time tcE is the delay from stable addresses and stable  $\overline{\text{CE}}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{\text{OE}}$  to valid data at the output pins (assuming the addresses have been stable at least tacc – toE).

#### Standby Mode

The Am28F256A has two standby modes. The CMOS standby mode ( $\overline{\text{CE}}$  input held at  $V_{\text{CC}} \pm 0.5 \text{ V}$ ), consumes less than 100  $\mu\text{A}$  of current. TTL standby mode ( $\overline{\text{CE}}$  is held at  $V_{\text{IH}}$ ) reduces the current requirements to less than 1 mA. When in the standby mode the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  input.

If the device is deselected during erasure, programming, or program/erase verification, the device will draw active current until the operation is terminated.

#### **Output Disable**

Output from the device is disabled when  $\overline{OE}$  is at a logic high level. When disabled, output pins are in a high impedance state.

#### **Auto Select**

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

The Auto select mode allows the reading out of a binary code from the device that will identify its manufacturer and type. This mode is intended for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

#### **Programming In A PROM Programmer**

To activate this mode, the programming equipment must force  $V_{\text{ID}}$  (11.5 V to 13.0 V) on address A9. Two identifier bytes may then be sequenced from the device outputs by toggling address A0 from  $V_{\text{IL}}$  to  $V_{\text{IH}}$ . All other address lines must be held at  $V_{\text{IL}}$ , and  $V_{\text{PP}}$  must be less than or equal to  $V_{\text{CC}}$  + 2.0 V while using this Auto select mode. Byte 0 (A0 =  $V_{\text{IL}}$ ) represents the manufacturer code and byte 1 (A0 =  $V_{\text{IH}}$ ) the device identifier code. For the Am28F256A these two bytes are given in the table below. All identifiers for manufacturer and device codes will exhibit odd parity with the MSB (DQ7) defined as the parity bit.

(Refer to the AUTO SELECT paragraph in the ERASE, PROGRAM, and READ MODE section for programming the Flash memory device in-system).

Table 2. Am28F256A Auto Select Code

Туре	A0	Code (HEX)	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Manufacturer Code	VIL	01	0	0	0	0	0	0	0	1
Device Code	ViH	2F	0	0	1	0	1	1	1	1



#### **ERASE, PROGRAM, AND READ MODE**

V<sub>PP</sub> = 12.0 V ± 5%
Command Bogister A

## **Command Register Active**

#### Write Operations

High voltage must be applied to the VPP pin in order to activate the command register. Data written to the register serves as input to the internal state machine. The output of the state machine determines the operational function of the device.

The command register does not occupy an addressable memory location. The register is a latch that stores the command, along with the address and data information needed to execute the command. The register is written by bringing  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  to  $\text{V}_{\text{IL}}$ , while  $\overline{\text{OE}}$  is at  $\text{V}_{\text{IH}}$ . Addresses are latched on the falling edge of  $\overline{\text{WE}}$ , while data is latched on the rising edge of the  $\overline{\text{WE}}$  pulse. Standard microprocessor write timings are used.

The device requires the  $\overline{OE}$  pin to be V<sub>IH</sub> for write operations. This condition eliminates the possibility for bus contention during programming operations. In order to write,  $\overline{OE}$  must be V<sub>IH</sub>, and  $\overline{CE}$  and  $\overline{WE}$  must be V<sub>IL</sub>. If any pin is not in the correct state a write command will not be executed.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### **Command Definitions**

The contents of the command register default to 00H (Read Mode) in the absence of high voltage applied to the V<sub>PP</sub> pin. The device operates as a read only memory. High voltage on the V<sub>PP</sub> pin enables the command register. Device operations are selected by writing specific data codes into the command register. Table 3 defines these register commands.

#### **Read Command**

Memory contents can be accessed via the read command when V<sub>PP</sub> is high. To read from the device, write 00H into the command register. Standard microprocessor read cycles access data from the memory. The device will remain in the read mode until the command register contents are altered.

The command register defaults to 00H (read mode) upon  $V_{PP}$  power-up. The 00H (Read Mode) register default helps ensure that inadvertent alteration of the memory contents does not occur during the  $V_{PP}$  power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

	First Bus Cy	cle		Second Bus Cycle			
Command	Operation (Note 1)	Address (Note 2)	Data (Note 3)	Operation (Note 1)	Address (Note 2)	Data (Note 3)	
Read Memory (Note 4)	Write	Х	00H/FFH	Read	RA	RD	
Read Auto select	Write	Х	80H or 90H	Read	00H/01H	01H/2FH	
Embedded Erase Set-up/ Embedded Erase	Write	Х	30H	Write	Х	30H	
Embedded Program Set-up/ Embedded Program	Write	Х	10H or 50H	Write	PA	PD	
Reset (Note 4)	Write	Х	00H/FFH	Write	Х	00H/FFH	

Table 3. Am28F256A Command Definitions

- 1. Bus operations are defined in Table 1.
- RA = Address of the memory location to be read.
   PA = Address of the memory location to be programmed.
   Addresses are latched on the falling edge of the WE pulse.
   X = Don't care.
- 3. RD = Data read from location RA during read operation.
  PD = Data to be programmed at location PA. Data latched on the rising edge of WE.
- 4. Please reference Reset Command section.

#### FLASH MEMORY PROGRAM/ERASE **OPERATIONS**

### AMD's Embedded Program and **Erase Operations**

#### **Embedded Erase Algorithm**

The automatic chip erase does not require the device to be entirely pre-programmed prior to executing the Embedded set-up erase command and Embedded erase command. Upon executing the Embedded erase command the device automatically will program and verify the entire memory for an all zero data pattern. The system is not required to provide any controls or timing during these operations.

When the device is automatically verified to contain an all zero pattern, a self-timed chip erase and verify begin. The erase and verify operation are complete when the data on DQ7 is "1" (see Write Operation Status section) at which time the device returns to Read mode. The system is not required to provide any control or timing during these operations.

When using the Embedded Erase algorithm, the erase automatically terminates when adequate erase margin has been achieved for the memory array (no erase verify command is required). The margin voltages are internally generated in the same manner as when the standard erase verify command is used.

The Embedded Erase Set-Up command is a command only operation that stages the device for automatic electrical erasure of all bytes in the array. Embedded Erase Set-Up is performed by writing 30H to the command register.

To commence automatic chip erase, the command 30H must be written again to the command register. The automatic erase begins on the rising edge of the WE and terminates when the data on DQ7 is "1" (see Write Operation Status section) at which time the device returns to Read mode.

Figure 5 and Table 4 illustrate the Embedded Erase algorithm, a typical command string and bus operation.

18879B-6




Figure 5. Embedded Erase Algorithm

Am28F256A 2-45



**Table 4. Embedded Erase Algorithm** 

Bus Operations	Command	Comments
Standby		Wait for V <sub>PP</sub> Ramp to V <sub>PPH</sub> (1)
Write	Embedded Erase Set-Up Command	Data = 30H
Write	Embedded Erase Command	Data = 30H
Read		Data Polling to Verify Erasure
Standby		Compare Output to FFH
Read		Available for Read Operations

1. See AC and DC Characteristics for values of VPP parameters. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0 V. Refer to Functional Description.

#### **Embedded Programming Algorithm**

The Embedded Program Set-Up is a command only operation that stages the device for automatic programming. Embedded Program Set-Up is performed by writing 10H or 50H to the command register.

Once the Embedded Set-Up Program operation is performed, the next  $\overline{\text{WE}}$  pulse causes a transition to an active programming operation. Addresses are latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  pulse, whichever happens later. Data is latched on the rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ , whichever happens first. The rising edge of  $\overline{\text{WE}}$  also

begins the programming operation. The system is not required to provide further controls or timings. The device will automatically provide an adequate internally generated program pulse and verify margin. The automatic programming operation is completed when the data on DQ7 is equivalent to data written to this bit (see Write Operation Status section) at which time the device returns to Read mode.

Figure 6 and Table 5 illustrate the Embedded Program algorithm, a typical command string, and bus operation.




Figure 6. Embedded Programming Algorithm

18879B-7

**Table 5. Embedded Programming Algorithm** 

Bus Operations	Command	Comments
Standby		Wait for V <sub>PP</sub> Ramp to V <sub>PPH</sub> (1)
Write	Embedded Program Set-Up Command	Data = 10H or 50H
Write	Embedded Program Command	Valid Address/Data
Read		Data Polling to Verify Completion
Read		Available for Read Operations

1. See AC and DC Characteristics for values of VPP parameters. The VPPpower supply can be hard-wired to the device or switch-able. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0 V. Refer to Functional Description. Device is either powered-down, erase inhibit or program inhibit.

#### **Write Operation Status**

#### Data Polling—DQ7


The Am28F256A features Data Polling as a method to indicate to the host system that the Embedded algorithms are either in progress or completed.

While the Embedded Programming algorithm is in operation, an attempt to read the device at a valid address will produce the complement of expected Valid data on DQ7. Upon completion of the Embedded Program algorithm an attempt to read the device at a valid address will produce Valid data on DQ7. The Data Polling feature is valid after the rising edge of the second WE pulse of the two write pulse sequence.

While the Embedded Erase algorithm is in operation, DQ7 will read "0" until the erase operation is completed. Upon completion of the erase operation, the data on DQ7 will read "1." The Data Polling feature is valid after the rising edge of the second WE pulse of the two Write pulse sequence.

The Data Polling feature is only active during Embedded Programming or erase algorithms.

See Figures 7a and 8a for the Data Polling timing specifications and diagrams. Data Polling is the standard method to check the write operation status, however, an alternative method is available using Toggle Bit.



1. DQ7 is rechecked even if DQ5="1" because DQ7 may change simultaneously with DQ5 or after DQ5.

Figure 7a. Data Polling Algorithm

2-48 Am28F256A


#### Toggle Bit—DQ6

The Am28F256A also features a "Toggle Bit" as a method to indicate to the host system that the Embedded algorithms are either in progress or completed.

Successive attempts to read data from the device at a valid address, while the Embedded Program algorithm is in progress, or at any address while the Embedded Erase algorithm is in progress, will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase algorithm is completed, DQ6 will stop

toggling to indicate the completion of either Embedded operation. Only on the next read cycle will valid data be obtained. The toggle bit is valid after the rising edge of the first WE pulse of the two write pulse sequence, unlike Data Polling which is valid after the rising edge of the second WE pulse. This feature allows the user to determine if the device is partially through the two write pulse sequence.

See Figures 7b and 8b for the Toggle Bit timing specifications and diagrams.




#### Note:

1. DQ6 is rechecked even if DQ5="1" because DQ6 may stop toggling at the same time as DQ5 changing to "1".

Figure 7b. Toggle Bit Algorithm

Am28F256A 2-49





\*DQ7=Valid Data (The device has completed the Embedded operation).

Figure 8a. AC Waveforms for Data Polling During Embedded Algorithm Operations


2-50 Am28F256A

#### DQ5

#### **Exceeded Timing Limits**

DQ5 will indicate if the program or erase time has exceeded the specified limits. This is a failure condition and the device may not be used again (internal pulse count exceeded). Under these conditions DQ5 will produce a "1." The program or erase cycle was not

successfully completed.  $\overline{Data}$  Polling is the only operating function of the device under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Table 1.



Note:

\*DQ6 stops toggling (The device has completed the Embedded operation).

Figure 8b. AC Waveforms for Toggle Bit During Embedded Algorithm Operations

#### **Parallel Device Erasure**

The Embedded Erase algorithm greatly simplifies parallel device erasure. Since the erase process is internal to the device, a single erase command can be given to multiple devices concurrently. By implementing a parallel erase algorithm, total erase time may be minimized.

Note that the Flash memories may erase at different rates. If this is the case, when a device is completely erased, use a masking code to prevent further erasure (over-erasure). The other devices will continue to erase until verified. The masking code applied could be the read command (00H).

#### Power-Up/Power-Down Sequence

The Am28F256A powers-up in the Read only mode. Power supply sequencing is not required. Note that if  $V_{CC} \le 1.0$  Volt, the voltage difference between  $V_{PP}$  and  $V_{CC}$  should not exceed 10.0 Volts. Also, the Am28F256A has a rise  $V_{PP}$  rise time and fall time specification of 500 ns minimum.

#### **Reset Command**

The Reset command initializes the Flash memory device to the Read mode. In addition, it also provides the

user with a safe method to abort any device operation (including program or erase).

The Reset must be written two consecutive times after the Set-up Program command (10H or 50H). This will reset the device to the Read mode.

Following any other Flash command, write the Reset command once to the device. This will safely abort any previous operation and initialize the device to the Read mode.

The Set-up Program command (10H or 50H) is the only command that requires a two-sequence reset cycle. The first Reset command is interpreted as program data. However, FFH data is considered as null data during programming operations (memory cells are only programmed from a logical "1" to "0"). The second Reset command safely aborts the programming operation and resets the device to the Read mode.

Memory contents are not altered in any case.

This detailed information is for your reference. It may prove easier to always issue the Reset command two



consecutive times. This eliminates the need to determine if you are in the Set-up Program state or not.

#### **In-System Programming Considerations**

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the circuit board.

#### **Auto Select Command**

AMD's Flash memories are designed for use in applications where the local CPU alters memory contents. In order to correctly program any Flash memories in-system, manufacturer and device codes must be accessible

while the device resides in the target system. PROM programmers typically access the signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not a generally desired system design practice.

The Am28F256A contains an Auto Select operation to supplement traditional PROM programming methodologies. The operation is initiated by writing 80H or 90H into the command register. Following this command, a read cycle address 0000H retrieves the manufacturer code of 01H (AMD). A read cycle from address 0001H returns the device code 2FH (see Table 2). To terminate the operation, it is necessary to write another valid command, such as Reset (00H or FFH), into the register.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C Plastic Packages65°C to +125°C
Ambient Temperature with Power Applied –55°C to + 125°C
Voltage with Respect To Ground All pins except A9 and V <sub>PP</sub>
(Note 1) –2.0 V to +7.0 V
Vcc (Note 1)2.0 V to +7.0 V
A9 (Note 2) –2.0 V to +14.0 V
V <sub>PP</sub> (Note 2)
Output Short Circuit Current (Note 3) 200 mA

#### Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is  $V_{CC}$  + 0.5 V. During voltage transitions, input and I/O pins may overshoot to  $V_{CC} + 2.0 \text{ V}$  for periods up to 20 ns.
- 2. Minimum DC input voltage on A9 and  $V_{PP}$  pins is -0.5 V. During voltage transitions, A9 and V<sub>PP</sub> may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A9 and V<sub>PP</sub> is +13.0 V which may overshoot to 14.0 V for periods up to 20 ns.
- 3. No more than one output shorted to ground at a time. Duration of the short circuit should not be greater than one second.


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices Ambient Temperature (T <sub>A</sub> ) 0°C to +70°C
Industrial (I) Devices Ambient Temperature (T <sub>A</sub> )40°C to +85°C
Extended (E) Devices Ambient Temperature (T <sub>A</sub> )55°C to +125°C
Vcc Supply Voltages Vcc for Am28F256A-X5 +4.75 V to +5.25 V
$V_{CC}$ for Am28F256A–XX0 $\dots$ . +4.50 V to +5.50 V
<b>V</b> <sub>PP</sub> <b>Voltages</b> Read
Program, Erase, and Verify +11.4 V to +12.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.


## **MAXIMUM OVERSHOOT**

## **Maximum Negative Input Overshoot**




#### 18879B-12

## **Maximum Positive Input Overshoot**



18879B-13

## Maximum V<sub>PP</sub> Overshoot



18879B-14

2-54 Am28F256A

# DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1–4) DC CHARACTERISTICS-TTL/NMOS COMPATIBLE

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
lu	Input Leakage Current	Vcc = Vcc Max, V <sub>IN</sub> = Vcc or Vss			±1.0	μΑ
llo	Output Leakage Current	Vcc = Vcc Max, Vout = Vcc or Vss			±1.0	μΑ
Iccs	Vcc Standby Current	Vcc = Vcc Max CE = VIH		0.2	1.0	mA
Icc <sub>1</sub>	V <sub>CC</sub> Active Read Current	$V_{CC} = V_{CC} \text{ Max}, \overline{CE} = V_{IL}, \overline{OE} = V_{IH}$ $I_{OUT} = 0 \text{ mA}, \text{ at } 6 \text{ MHz}$		20	30	mA
ICC2	Vcc Programming Current	CE = V <sub>IL</sub> Programming in Progress (Note 4)		20	30	mA
lcc3	Vcc Erase Current	CE = V <sub>IL</sub> Erasure in Progress (Note 4)		20	30	mA
IPPS	VPP Standby Current	VPP = VPPL			±1.0	μΑ
IPP1	VPP Read Current	VPP = VPPH		70	200	
		VPP = VPPL			±1.0	μΑ
I <sub>PP2</sub>	VPP Programming Current	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress (Note 4)		10	30	mA
IPP3	Vpp Erase Current	VPP = VPPH Erasure in Progress (Note 4)		10	30	mA
VIL	Input Low Voltage		-0.5		0.8	V
ViH	Input High Voltage		2.0		Vcc + 0.5	V
Vol	Output Low Voltage	IoL = 5.8 mA Vcc = Vcc Min			0.45	V
Vон1	Output High Voltage	IOH = -2.5 mA Vcc = Vcc Min	2.4			V
VID	A9 Auto Select Voltage	A9 = V <sub>ID</sub>	11.5		13.0	V
lıD	A9 Auto Select Current	A9 = V <sub>ID</sub> Max V <sub>CC</sub> = V <sub>CC</sub> Max		5	50	μΑ
VPPL	V <sub>PP</sub> during Read-Only Operations	Note: Erase/Program are inhibited when VPP = VPPL	0.0		Vcc +2.0	V
Vpph	VPP during Read/Write Operations		11.4		12.6	V
VLKO	Low Vcc Lock-out Voltage		3.2	3.7		V
		<u> </u>				

- 1. **Caution:** the Am28F256A must not be removed from (or inserted into) a socket when V<sub>CC</sub> or V<sub>PP</sub> is applied. If V<sub>CC</sub> ≤ 1.0 Volt, the voltage difference between V<sub>PP</sub> and V<sub>CC</sub> should not exceed 10.0 Volts. Also, the Am28F256A has a V<sub>PP</sub> rise time and fall time specification of 500 ns minimum.
- 2. ICC1 is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
- 3. Maximum active power usage is the sum of ICC and IPP.
- 4. Not 100% tested.



## DC CHARACTERISTICS—CMOS COMPATIBLE

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
lu	Input Leakage Current	Vcc = Vcc Max, Vin = Vcc or Vss			± 1.0	μА
ILO	Output Leakage Current	Vcc = Vcc Max, Vout = Vcc or Vss			± 1.0	μА
Iccs	Vcc Standby Current	Vcc = Vcc Max <del>CE</del> = Vcc + 0.5 V		15	100	μΑ
ICC1	Vcc Active Read Current	$V_{CC} = V_{CC} Max, \overline{CE} = V_{IL}, \overline{OE} = V_{IH}$ $I_{OUT} = 0 mA, at 6 MHz$		20	30	mA
lcc2	Vcc Programming Current	CE = V <sub>IL</sub> Programming in Progress (Note 4)		20	30	mA
lcc3	Vcc Erase Current	CE = V <sub>IL</sub> Erasure in Progress (Note 4)		20	30	mA
IPPS	VPP Standby Current	VPP = VPPL			± 1.0	μΑ
IPP1	VPP Read Current	VPP = VPPH		70	200	μА
IPP2	VPP Programming Current	VPP = VPPH Programming in Progress (Note 4)		10	30	mA
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress (Note 4)		10	30	mA
VIL	Input Low Voltage		-0.5		0.8	V
ViH	Input High Voltage		0.7 Vcc		Vcc + 0.5	V
VoL	Output Low Voltage	IoL = 5.8 mA Vcc = Vcc Min			0.45	V
Vон1	Output High Voltage	IOH = −2.5 mA, Vcc = Vcc Min	0.85 Vcc			
V <sub>OH2</sub>	a superior growings	I <sub>OH</sub> = -100 μA, V <sub>CC</sub> = V <sub>CC</sub> Min	Vcc -0.4			V
VID	A9 Auto Select Voltage	A9 = VID	11.5		13.0	V
I <sub>ID</sub>	A9 Auto Select Current	A9 = V <sub>ID</sub> Max Vcc = Vcc Max		5	50	μΑ
VPPL	VPP during Read-Only Operations	Note: Erase/Program are inhibited when VPP = VPPL	0.0		Vcc + 2.0	V
VPPH	VPP during Read/Write Operations		11.4		12.6	V
VLKO	Low Vcc Lock-out Voltage		3.2	3.7		V

- Caution: the Am28F256A must not be removed from (or inserted into) a socket when V<sub>CC</sub> or V<sub>PP</sub> is applied. If V<sub>CC</sub> ≤ 1.0 Volt, the voltage difference between V<sub>PP</sub> and V<sub>CC</sub> should not exceed 10.0 Volts. Also, the Am28F256A has a V<sub>PP</sub> rise time and fall time specification of 500 ns minimum.
- 2. ICC1 is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
- 3. Maximum active power usage is the sum of Icc and IPP.
- 4. Not 100% tested.

Figure 9. Am28F256A – Average Icc Active vs. Frequency
Vcc = 5.5 V, Addressing Pattern = Minmax
Data Pattern = Checkerboard



#### **PIN CAPACITANCE**

Parameter Symbol	Parameter Description	Test Conditions	Тур	Max	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0	8	10	pF
Соит	Output Capacitance	Vout = 0	8	12	pF
CIN2	VPP Input Capacitance	VPP = 0	8	12	pF

#### Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25^{\circ}C$ , f = 1.0 MHz

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified AC CHARACTERISTICS—Read Only Operation (Notes 1–4)

Parameter Symbols						Am28	F256A			
JEDEC	Standard	Parameter Description		 -75	-90 -95	-120 —	-150 —	-200 —	-250 —	Unit
tavav	trc	Read Cycle Time (Note 4)	Min Max	70	90	120	150	200	250	ns
telqv	tce	Chip Enable Access Time	Min Max	70	90	120	150	200	250	ns
tavqv	tacc	Address Access Time	Min Max	70	90	120	150	200	250	ns
tGLQV	toe	Output Enable Access Time	Min Max	35	35	50	55	55	55	ns
tELQX	tLZ	Chip Enable to Output in Low Z (Note 4)	Min Max	0	0	0	0	0	0	ns
tEHQZ	tDF	Chip Disable to Output in High Z (Note 3)	Min Max	20	20	30	35	35	35	ns
tGLQX	toLZ	Output Enable to Output in Low Z (Note 4)	Min Max	0	0	0	0	0	0	ns
tghqz	tDF	Output Disable to Output in High Z (Note 4)	Min Max	20	20	30	35	35	35	ns
taxqx	tон	Output Hold from first of Address, $\overline{\text{CE}}$ , or $\overline{\text{OE}}$ Change (Note 4)	Min Max	0	0	0	0	0	0	ns
tvcs		Vcc Set-up Time to Valid Read (Note 4)	Min Max	50	50	50	50	50	50	μs

#### Notes:

1. Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF

Input Rise and Fall Times: ≤ 10 ns Input Pulse levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V

2. The Am28F256A-75 and Am28F256A-95 Output Load: 1 TTL

1 TTL gate and C<sub>L</sub> = 100 pF Input Rise and Fall Times: ≤ 10 ns Input Pulse levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V inputs and outputs.

- 3. Guaranteed by design not tested.
- 4. Not 100% tested.


2-58 Am28F256A

## AC CHARACTERISTICS—Write/Erase/Program Operations (Notes 1-6)

Parameter Symbols					Am28F256A					
JEDEC	Standard	Parameter Description		-75	-90 -95	-120 —	-150 —	-200 —	-250 —	Unit
tavav	twc	Write Cycle Time (Note 6)	Min Max	70	90	120	150	200	250	ns
tavwl	tas	Address Set-Up Time	Min Max	0	0	0	0	0	0	ns
twlax	tah	Address Hold Time	Min Max	45	45	50	60	75	75	ns
tD∨WH	tos	Data Set-Up Time	Min Max	45	45	50	50	50	50	ns
twhdx	tDH	Data Hold Time	Min Max	10	10	10	10	10	10	ns
tоен		Output Enable Hold Time for Embedded Algorithm only (See Figure 8)	Min Max	10	10	10	10	10	10	ns
tGHWL		Read Recovery Time before Write	Min Max	0	0	0	0	0	0	μs
telwle	tcse	Chip Enable Embedded Algorithm Setup Time	Min Max	20	20	20	20	20	20	ns
twheh	tсн	Chip Enable Hold Time	Min Max	0	0	0	0	0	0	ns
twLwH	twp	Write Pulse Width	Min Max	45	45	50	60	60	60	ns
twhwL	twph	Write Pulse Width HIGH	Min Max	20	20	20	20	20	20	ns
twnw13		Embedded Programming Operation (Note 4)	Min Max	14	14	14	14	14	14	μs
twhwh4		Embedded Erase Operation (Note 5)	Typ Max	3	5	5	5	5	5	sec
tvpel		V <sub>PP</sub> Set-Up Time to Chip Enable LOW (Note 6)	Min Max	100	100	100	100	100	100	ns
tvcs		Vcc Set-Up Time to Chip Enable LOW (Note 6)	Min Max	50	50	50	50	50	50	μs
tvppr		VPP Rise Time 90% VPPH (Note 6)	Min Max	500	500	500	500	500	500	ns
tvppf		VPP Fall Time 90% VPPL (Note 6)	Min Max	500	500	500	500	500	500	ns
t <sub>LKO</sub>		V <sub>CC</sub> < V <sub>LKO</sub> to Reset (Note 6)	Min Max	100	100	100	100	100	100	ns

- 1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read Only operations.
- All devices except Am28F256A-75 and Am28F256A-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.45 V to 2.4 V. Timing Measurement Reference Level: Inputs: 0.8 V and 2.0 V; Outputs: 0.8 V and 2.0 V
- 3. Am28F256A-75 and Am28F256A-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.0 V to 3.0 V Timing Measurement Reference Level: Inputs and Outputs: 1.5 V
- 4. Embedded Program Operation of 14 μs consists of 10 μs program pulse and 4 μs write recovery before read. This is the minimum time for one pass through the programming algorithm.
- 5. Embedded erase operation of 5 sec consists of 4 sec array pre-programming time and one sec array erase time. This is a typical time for one embedded erase operation.
- 6. Not 100% tested.

#### **KEY TO SWITCHING WAVEFORMS**



KS000010

#### **SWITCHING WAVEFORMS**





Figure 10. AC Waveforms for Read Operations

2-60 Am28F256A

## **SWITCHING WAVEFORMS**




#### Note:

1. DQ7 is the output of the complement of the data written to the device.

Figure 11. AC Waveforms for Embedded Erase Operation

#### **SWITCHING WAVEFORMS**



- 1. D<sub>IN</sub> is data input to the device.
- 2. DQ7 is the output of the complement of the data written to the device.
- 3. DOUT is the output of the data written to the device.


Figure 12. AC Waveforms for Embedded Programming Operation

## AC CHARACTERISTICS—Write/Erase/Program Operations (Notes 1–6) Alternate CE Controlled Writes

Parameter Symbols			Am28F256A							
JEDEC	Standard	Parameter Description		-75	-90 -95	-120 —	-150 —	-200 —	-250 —	Unit
tavav	twc	Write Cycle Time (Note 6)	Min Max	70	90	120	150	200	250	ns
tavel	tas	Address Set-Up Time	Min Max	0	0	0	0	0	0	ns
tELAX	tah	Address Hold Time	Min Max	45	45	50	60	75	75	ns
toveh	t <sub>DS</sub>	Data Set-Up Time	Min Max	45	45	50	50	50	50	ns
tEHDX	tDH	Data Hold Time	Min Max	10	10	10	10	10	10	ns
tоен		Output Enable Hold Time for Embedded Algorithm only (See Figure 8)	Min Max	10	10	10	10	10	10	ns
tGHEL		Read Recovery Time Before Write	Min Max	0	0	0	0	0	0	μs
twlel	tws	WE Set-Up Time by CE	Min Max	0	0	0	0	0	0	ns
tehwk	twн	WE Hold Time	Min Max	0	0	0	0	0	0	ns
teleh	tcp	Write Pulse Width	Min Max	65	65	70	80	80	80	ns
tehel	tсрн	Write Pulse Width HIGH	Min Max	20	20	20	20	20	20	ns
tененз		Embedded Programming Operation (Note 4)	Min Max	14	14	14	14	14	14	μs
teheh4		Embedded Erase Operation (Note 5)	Min Max	3	3	3	3	3	3	sec
tvpel		VPP Set-Up Time to Chip Enable LOW (Note 6)	Min Max	100	100	100	100	100	100	ns
tvcs		Vcc Set-Up Time to Chip Enable LOW (Note 6)	Min Max	50	50	50	50	50	50	μs
tvppr		VPP Rise Time 90% VPPH (Note 6)	Min Max	500	500	500	500	500	500	ns
tvppf		VPP Fall Time 90% VPPL (Note 6)	Min Max	500	500	500	500	500	500	ns
tLKO		V <sub>CC</sub> < V <sub>LKO</sub> to Reset (Note 6)	Min Max	100	100	100	100	100	100	ns

- 1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read Only operations.
- 2. All devices except Am28F256A-75 and Am28F256A-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.45 V to 2.4 V. Timing Measurement Reference Level: Inputs: 0.8 V and 2.0 V; Outputs: 0.8 V and 2.0 V
- 3. Am28F256A-75 and Am28F256A-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.0 V to 3.0 V Timing Measurement Reference Level: Inputs and Outputs: 1.5 V
- 4. Embedded Program Operation of 14  $\mu$ s consists of 10  $\mu$ s program pulse and 4  $\mu$ s write recovery before read. This is the minimum time for one pass through the programming algorithm.
- 5. Embedded erase operation of 5 sec consists of 4 sec array pre-programming time and one sec array erase time. This is a typical time for one embedded erase operation.
- 6. Not 100% tested.

#### **SWITCHING WAVEFORMS**




#### Notes:

- 1. D<sub>IN</sub> is data input to the device.
- 2. DQ7 is the output of the complement of the data written to the device.
- 3. DOUT is the output of the data written to the device.

Figure 13. AC Waveforms for Embedded Programming Operation Using  $\overline{\text{CE}}$  Controlled Writes

2-64 Am28F256A


#### **SWITCHING TEST CIRCUIT**




18879B-20

C<sub>L</sub> = 100 pF including jig capacitance

#### **SWITCHING TEST WAVEFORMS**





All Devices Except Am28F256A-75 and Am28F256A-95

AC Testing: Inputs are driven at 2.4~V for a logic "1" and 0.45~V for a logic "0". Input pulse rise and fall times are < 10 ns.

For Am28F256A-75 and Am28F256A-95

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are < 10 ns.

18879B-21



#### **ERASE AND PROGRAMMING PERFORMANCE**

	Limits				
Parameter	Min	Тур	Max (Note 3)	Unit	Comments
Chip Erase Time		1 (Note 1)	10 (Note 2)	sec	Excludes 00H programming prior to erasure
Chip Programming Time		0.5 (Note 1)	4	sec	Excludes system-level overhead
Write/Erase Cycles	100,000			Cycles	
Byte Programming Time		14		μs	
			96 (Note 4)	ms	

#### Notes:

- 1. 25°C, 12 V VPP
- 2. The Embedded algorithm allows for 60 second erase time for military temperature range operations.
- 3. Maximum time specified is lower than worst case. Worst case is derived from the Embedded Algorithm internal counter which allows for a maximum 6000 pulses for both program and erase operations. Typical worst case for program and erase is significantly less than the actual device limit.
- 4. Typical worst case =  $84 \,\mu s$ . DQ5 = "1" only after a byte takes longer than 96 ms to program.

#### LATCHUP CHARACTERISTICS

	Min	Max
Input Voltage with respect to Vss on all pins except I/O pins		
(Including A9 and VPP)	−1.0 V	13.5 V
Input Voltage with respect to Vss on all pins I/O pins	–1.0 V	Vcc + 1.0 V
Current	–100 mA	+100 mA
Includes all pins except $V_{CC}$ . Test conditions: $V_{CC} = 5.0 \text{ V}$ , one pin at a time.		

#### **DATA RETENTION**

Parameter	Test Conditions	Min	Unit	
Minimum Pattern Data Retention Time	150°C	10	Years	
	125°C	20	Years	

2-66 Am28F256A

## DATA SHEET REVISION SUMMARY FOR Am28F256A

#### **Distinctive Characteristics**

Deleted references to ceramic packages, these will no longer be available.

#### **General Description**

Deleted references to ceramic packages, these will no longer be available. Erase time revised to include preprogramming time.

#### **Connection Diagrams, Ordering Information**

Deleted references to ceramic packages, these will no longer be available.

#### **Pin Description**

Added Output Enable high and Write Enable high definitions.

#### Basic Principles - Low Vcc Write Inhibit

Clarified relationship between V<sub>CC</sub> and V<sub>LKO</sub>.

#### Table 1 - User Bus Operations

Added minimum rise time and fall time specifications to Note 7. Added Note 8.

#### Table 3 - Command Definitions

Changed Reset Data to 00H/FFH.

#### Table 4 - Embedded Erase Algorithm

Note 1 – Changed to include AC characteristics.

#### **Table 5 – Embedded Programming Algorithm**

Note 1 – Changed to include AC characteristics.

#### Power-Up/Power-Down Sequence

Now includes power down requirements.

#### **Auto Select Command**

Reset now includes 00H as a valid value.

#### **Absolute Maximum Ratings**

Changed to reflect currently available packages; corrected errors in the notes.

## DC Characteristics – TTL/NMOS and CMOS Compatible

Changed typical current for  $I_{CC1}$ ,  $I_{CC2}$ , and  $I_{CC3}$  to 20 mA. Added 3.7 Volt typical specification to  $V_{LKO}$ .

Note 1 – Added information to cautionary statement.

#### **AC Characteristics - Read Only Operation**

Removed twngl specifications.

