

# Am8228 • Am8238

## System Controller and Bus Driver for 8080A Compatible Microprocessors

### Distinctive Characteristics

- Multi-byte instruction interrupt acknowledge
- Selectable single level vectored interrupt (RST-7)
- 28-pin molded or hermetic DIP package
- Single chip system controller and data bus driver for Am9080/8080A systems
- Am8238-4 high speed version available for use with 1μsec instruction cycle of Am9080A-4


- Bi-directional three-state bus driver for CPU independent operation
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in military and commercial temperature range
- Am8238 has extended  $\overline{IOW}/\overline{MEMW}$  pulse width

### FUNCTIONAL DESCRIPTION

The Am8228 and Am8238 are single chip System Controller Data Bus drivers for the Am9080A Microcomputer System. They generate all control signals required to directly interface Am9080A/8080A compatible system circuits (memory and I/O) to the CPU.

Bi-directional bus drivers with three-state outputs are provided for the system data bus, facilitating CPU independent bus operations such as direct memory access. Interrupt processing is accommodated by means of a single vectored interrupt or by means of the standard 8080A multiple byte interrupt vector operation.

### LOGIC DIAGRAM




### ORDERING INFORMATION

Package Type	Temperature Range	Am8228 Order Number	Am8238 Order Number
Molded DIP	0°C to +70°C	AM8228PC	AM8238PC
Hermetic DIP	0°C to +70°C	D8228	D8238
Hermetic DIP	-55°C to +125°C	AM8228DM	AM8238DM
Dice	0°C to +70°C	AM8228XC	AM8238XC
Hermetic DIP	0°C to +70°C		AM8238-4DC*
Molded DIP	0°C to +70°C		AM8238-4PC*


\*For use with Am9080A-4 with minimum clock period of 250ns.

### LOGIC SYMBOL



LIC-629

### CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

LIC-630

# Am8228 • Am8238

## MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 28 to Pin 14) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC</sub> max.
DC Input Voltage	-1.5V to +7.0V
DC Output Current, Into Outputs	50mA
DC Input Current	-30mA to +5.0mA

## ELECTRICAL CHARACTERISTICS The Following Conditions Apply Unless Otherwise Noted:

Am8228XM, Am8238XM      T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub>MIN. = 4.50V      V<sub>CC</sub>MAX. = 5.50V  
 Am8228XC, Am8238XC, Am8238-4XC      T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub>MIN. = 4.75V      V<sub>CC</sub>MAX. = 5.25V

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions (Note 2)	Typ. (Note 1)		Units	
			Min.	Max.		
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -1.0mA	D <sub>0</sub> -D <sub>7</sub> MIL	3.35	3.8	Volts
			COM'L	3.6	3.8	
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 2.0mA	D <sub>0</sub> -D <sub>7</sub>		0.45	Volts
			All other outputs	2.4		
V <sub>C</sub>	Input Clamp Voltage (All Inputs)	V <sub>CC</sub> = MIN., I <sub>C</sub> = -5.0mA		-0.75	-1.0	Volts
V <sub>TH</sub>	Input Threshold Voltage (All Inputs)	V <sub>CC</sub> = 5.0V	0.8		2.0	Volts
I <sub>F</sub>	Input Load Current	V <sub>CC</sub> = MAX., V <sub>F</sub> = 0.45V	STSTB		-500	μA
			D <sub>2</sub> and D <sub>6</sub>		-750	
			All other inputs		-250	
I <sub>R</sub>	Input Leakage Current	V <sub>CC</sub> = MAX., V <sub>R</sub> = 5.25V	DB <sub>0</sub> -DB <sub>7</sub>		20	μA
			All other inputs		100	
I <sub>INT</sub>	INTA Current	See INTA test circuit			5.0	mA
I <sub>O(OFF)</sub>	Offstate Output Current (All Control Outputs)	V <sub>CC</sub> = MAX., V <sub>O</sub> = 5.25V			100	μA
		V <sub>O</sub> = 0.45V			-100	
I <sub>OS</sub>	Short Circuit Current (All Outputs)	V <sub>CC</sub> = 5.0V	-15		-90	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = MAX.		140	190	mA

## AC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions	Am8228XM/ Am8238XM		Am8228XC/ Am8238XC		Am8238-4XC		Units			
			Min. (Note 1)	Max. (Note 1)	Min. (Note 1)	Max. (Note 1)	Min. (Note 1)	Max. (Note 1)				
t <sub>PW</sub>	Width of Status Strobe		22		22		22		ns			
t <sub>SS</sub>	Set-up Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>		12		8.0		8.0		ns			
t <sub>SH</sub>	Hold Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>		5.0		5.0		5.0		ns			
t <sub>DC</sub>	Delay from STSTB to MEMR	CL = 100pF	20	30	60	20	30	60	20	30	40	ns
	Delay from STSTB to INTA, IOR		20	30	60	20	30	60	20	30	45	
	Delay from STSTB to all other Control Signals		20	30	60	20	30	60	20	30	60	
t <sub>RR</sub>	Delay from DBIN to Control Outputs			15	35		15	30		15	30	ns
t <sub>RE</sub>	Delay from DBIN to 8080A Bus	Enable		25	45		25	45		12	20	ns
		Disable		25	45		25	45		25	35	
t <sub>RD</sub>	Delay from System Bus to 8080A Bus During Read			15	30		15	30		15	20	ns
t <sub>WR</sub>	Delay from WR to Control Outputs		5.0	20	45	5.0	20	45	5.0	20	45	ns
t <sub>WE</sub>	Delay to Enable System Bus DB <sub>0</sub> -DB <sub>7</sub> After STSTB			25	36		25	30		25	30	ns
t <sub>WD</sub>	Delay from 8080A Bus D <sub>0</sub> -D <sub>7</sub> to System Bus DB <sub>0</sub> -DB <sub>7</sub> During Write		5.0	20	40	5.0	20	40	5.0	20	40	ns
t <sub>E</sub>	Delay from System Bus Enable to System Bus DB <sub>0</sub> -DB <sub>7</sub>			25	35		25	30		20	30	ns
t <sub>HD</sub>	HLDA to Read Status Outputs			15	28		15	25		15	25	ns
t <sub>DS</sub>	Set-up Time, System Bus Inputs to HLDA		10			10			10		ns	
t <sub>DH</sub>	Hold Time, System Bus Inputs to HLDA		20			20			20		ns	


Notes: 1. Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.

2. For conditions shown as MIN. or MAX., use the appropriate value specified under electrical characteristics for the applicable device type.

**CAPACITANCE** (This parameter is periodically sampled and not 100% tested.)

Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>BIAS</sub> = 2.5 V, V <sub>CC</sub> = 5.0 V T <sub>A</sub> = 25°C, f = 1.0 MHz		8.0	12	pF
C <sub>OUT</sub>	Output Capacitance Control Signals			7.0	15	pF
I/O	I/O Capacitance (D or DB)			8.0	15	pF

**SWITCHING WAVEFORMS**




Voltage measurements points: D<sub>0</sub>–D<sub>7</sub> (when outputs) Logic "0" = 0.8 V, Logic "1" = 3.0 V. All other signals measured at 1.5 V.

\* Extended IOW/MEMW for Am8238 only.


LIC-631

TEST CIRCUITS




LIC-632

Note 1. For D<sub>0</sub>–D<sub>7</sub>: R<sub>1</sub> = 4.0kΩ, R<sub>2</sub> = ∞Ω, C<sub>L</sub> = 25pF.  
For all other outputs: R<sub>1</sub> = 500Ω, R<sub>2</sub> = 1.0kΩ, C<sub>L</sub> = 100pF.



LIC-633

INTA (for RST 7)



LIC-634

Test Circuit for DBIN to 8080A BUS

tRE	S <sub>1</sub>	S <sub>2</sub>
Enable 8080 bus, HIGH-Z to logic "0"	Closed	Open
Enable 8080 bus, HIGH-Z to logic "1"	Open	Closed
Disable 8080 bus, logic "0" to HIGH-Z	Closed	Open
Disable 8080 bus, logic "1" to HIGH-Z	Open	Closed

FUNCTIONAL DESCRIPTION

**Bi-Directional Bus Driver:** An eight-bit, bi-directional bus driver is provided to buffer the Am9080A/8080A data bus from Memory and I/O devices. The Am9080A data bus has an input requirement of \*3.0 volts (min) and can drive (sink) a current of at least 3.2mA. The Am8228 • Am8238 data bus driver matches these input requirements and provides enhanced noise immunity. The output drive is set for 10mA typical for Memory and I/O devices.

The Bi-Directional Bus Drive is controlled by signals from the Gating Array for proper bus flow and the outputs can be forced to high impedance state (three-state) for DMA activities.

**Status Latch:** The Am8228 • Am8238 stores the status information in the Status Latch when the STSTB input goes "LOW". The output of the Status Latch is connected to the Gating Array and is part of the Control Signal generation.

**Gating Array:** The Gating Array generates control signals (MEM R, MEM W, I/O R, I/O W and INTA) by gating the outputs of the Status Latch Am9080A signals; i.e., DBIN, WE, and HLDA.

\*The 8080A has an input requirement of 3.3V and can drive a maximum current of 1.9mA.

The "read" control signals (MEM R, I/O R and INTA) are derived by combinational logic from Status Bit and the DBIN input.

The "write" control signals (MEM W, I/O W) are similarly derived from the Status Bits and the WR input.

All Control Signals are "active LOW" and directly interface RAM, ROM and I/O components.

The INTA control signal is normally used to gate the "interrupt instruction port" onto the bus. It also provides a special feature in the Am8228 • Am8238. If only one basic vector is needed in the interrupt structure, the Am8228 • Am8238 can automatically insert a RST-7 instruction onto the bus. To use this option, connect the INTA output of the Am8228 • Am8238 (pin 23) to the +12 volt supply through a series resistor (1k ohms). The voltage is sensed internally by the Am8228 • Am8238 and logic is "set-up" so that when the DBIN input is active, a RST 7 instruction is gated on to the bus when an interrupt is acknowledged.

When using a multiple byte instruction as an Interrupt Instruction, the Am8228 • Am8238 will generate an INTA pulse for each of the instruction bytes.

The BUSEN (Bus Enable) input of the Gating Array is an asynchronous input that forces the data bus output buffers and control signal buffers into their high-impedance state if it is a "HIGH". If BUSEN is a "LOW", normal operation of the data buffer and control signals take place. This facilitates CPU independent bus operations such as direct memory access.


**DEFINITION OF FUNCTIONAL TERMS**

<b>D7-D0</b>	Data bus to-from Am9080A/8080A
<b>DB7-DB0</b>	Data bus to-from user system
<b>I/OR</b>	Input/output read strobe output active LOW
<b>I/O W</b>	Input/output write strobe output active LOW
<b>MEM R</b>	Memory read strobe, output, active LOW
<b>MEM W</b>	Memory write strobe, output, active LOW
<b>DBIN</b>	Data bus input strobe, input active HIGH
<b>INTA</b>	Interrupt acknowledge strobe, input, active LOW
<b>HLDA</b>	Hold input from Am9080A/8080A active HIGH
<b>WR</b>	Write input strobe, active HIGH
<b>BUSEN</b>	BUS ENABLE INPUT, input, 3-state output control, active LOW for 3-state out
<b>STSTB</b>	Status Strobe, input, strobes status on data bus into status latch, active LOW

**LOADING RULES**

Signal	Pin No.	Input Load	Output Sink	Output Source
D0	15	250μA	2mA	-10μA
D1	17	250μA	2mA	-10μA
D2	12	750μA	2mA	-10μA
D3	10	250μA	2mA	-10μA
D4	6	250μA	2mA	-10μA
D5	19	250μA	2mA	-10μA
D6	21	750μA	2mA	-10μA
D7	8	250μA	2mA	-10μA
DB0	13	250μA	10mA	-1mA
DB1	16	250μA	10mA	-1mA
DB2	11	250μA	10mA	-1mA
DB3	9	250μA	10mA	-1mA
DB4	5	250μA	10mA	-1mA
DB5	18	250μA	10mA	-1mA
DB6	20	250μA	10mA	-1mA
DB7	7	250μA	10mA	-1mA
STSTB	1	500μA	--	--
DBIN	4	250μA	--	--
WR	3	250μA	--	--
HLDA	2	250μA	--	--
MEM R	24	--	10mA	-1mA
MEM W	26	--	10mA	-1mA
I/OR	25	--	10mA	-1mA
I/O W	27	--	10mA	-1mA
BUSEN	22	250μA	--	--
INTA	23	--	10mA	-1mA
GND	14			
Vcc	28			

**Metallization and Pad Layout**



DIE SIZE 0.110" X 0.136"

**STATUS WORD CHART**

Data Bus Bit	Status Information	TYPE OF MACHINE CYCLE									
		Instruction Fetch	Memory Read	Memory Write	Stack Read	Stack Write	Input Read	Output Write	Interrupt Acknowledge	Halt Acknowledge	Interrupt Acknowledge While Halt
		①	②	③	④	⑤	⑥	⑦	⑧	⑨	⑩
D0	INTA	0	0	0	0	0	0	0	1	0	1
D1	WO	1	1	0	1	0	1	0	1	1	1
D2	STACK	0	0	0	1	1	0	0	0	0	0
D3	HLTA	0	0	0	0	0	0	0	0	1	1
D4	OUT	0	0	0	0	0	1	0	0	0	0
D5	M1	1	0	0	0	0	0	0	1	0	1
D6	INP	0	0	0	0	0	1	0	0	0	0
D7	MEM R	1	1	0	1	0	0	0	0	1	0

(N) STATUS WORD

