# Am8228 · Am8238

System Controller and Bus Driver for 8080A Compatible Microprocessors

# **Distinctive Characteristics**


- Multi-byte instruction interrupt acknowledge
- Selectable single level vectored interrupt (RST-7)
- 28-pin molded or hermetic DIP package
- Single chip system controller and data bus driver for Am9080/8080A systems
- Am8238-4 high speed version available for use with 1μsec instruction cycle of Am9080A-4
- Bi-directional three-state bus driver for CPU independent operation
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in military and commercial temperature range
- Am8238 has extended IOW/MEMW pulse width

#### **FUNCTIONAL DESCRIPTION**

The Am8228 and Am8238 are single chip System Controller Data Bus drivers for the Am9080A Microcomputer System. They generate all control signals required to directly interface Am9080A/8080A compatible system circuits (memory and I/O) to the CPU.

Bi-directional bus drivers with three-state outputs are provided for the system data bus, facilitating CPU independent bus operations such as direct memory access. Interrupt processing is accommodated by means of a single vectored interrupt or by means of the standard 8080A multiple byte interrupt vector operation.


# LOGIC DIAGRAM




# ORDERING INFORMATION

Package Type	Temperature Range	Am8228 Order Number	Am8238 Order Number
Molded DIP	0°C to +70°C	AM8228PC	AM8238PC
Hermetic DIP	0°C to +70°C	D8228	D8238
Hermetic DIP	-55°C to +125°C	AM8228DM	AM8238DM
Dice	0°C to +70°C	AM8228XC	AM8238XC
Hermetic DIP	0°C to +70°C		AM8238-4DC*
Molded DIP	0°C to +70°C		AM8238-4PC*

\*For use with Am9080A-4 with minimum clock period of 250ns.



# CONNECTION DIAGRAM Top View



#### Am8228 • Am8238

# MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
Supply Volatge to Ground Potential (Pin 28 to Pin 14) Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +V <sub>CC</sub> max.
DC Input Voltage	-1.5V to +7.0V
DC Output Current, Into Outputs	50mA
DC Input Current	-30mA to +5.0mA

# **ELECTRICAL CHARACTERISTICS** The Following Conditions Apply Unless Otherwise Noted:

 $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$   $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ V<sub>CC</sub>MIN. = 4.50V V<sub>CC</sub>MIN. = 4.75V Am8228XM, Am8238XM V<sub>CC</sub>MAX. = 5.50V V<sub>CC</sub>MAX. = 5.25V Am8228XC, Am8238XC, Am8238-4XC


arameters	ACTERISTICS OVER OPERATING To Description	Test Conditions (Note 2)					Typ. (Note 1)	Max.	Units
			40.4		MIL	3.35	3.8		
$v_{OH}$	Output HIGH Voltage	V <sub>CC</sub> = MIN.	I <sub>OH</sub> = -10μA	D <sub>0</sub> -D <sub>7</sub>	COM, L	3.6	3.8		Volts
			$I_{OH} = -1.0 \text{mA}$	All other	outputs	2.4			
VOL	V. Outside Notice		I <sub>OL</sub> = 2.0mA	D <sub>0</sub> -D <sub>7</sub>				0.45	Volts
VOL	Output Low Voltage	ACC - MILIA.	I <sub>OL</sub> = 2.0mA I <sub>OL</sub> = 10mA	All othe	routputs			0.45	Voits
v <sub>C</sub>	Input Clamp Voltage (All Inputs)	V <sub>CC</sub> = MIN., I <sub>C</sub> = -5.0mA					-0.75	-1.0	Volts
$V_{TH}$	Input Threshold Voltage (All Inputs)	V <sub>CC</sub> = 5.0V				8.0		2.0	Volts
		STSTB					-500		
۱۴	Input Load Current	V <sub>CC</sub> = MAX., V <sub>F</sub> = 0.45V D <sub>2</sub> and D <sub>6</sub>		D <sub>6</sub>			-750	μΑ	
		All other inputs					250		
IR	Input Leakage Current	V MAY	., V <sub>B</sub> = 5.25V	DB <sub>0</sub> -DI	37			20	μА
יאי	input Leakage Current	ACC - MAX	., vR = 5.25v	All othe	r inputs			100	
INT	INTA Current	See INTA test circuit					5.0	mA	
lovers	Offstate Output Current (All Control Outputs)	V <sub>CC</sub> = MAX., V <sub>O</sub> = 5.25V						100	
O(OFF)	Onstate Output Current (All Control Outputs)	V <sub>O</sub> = 0.45V						100	μΑ
los	Short Circuit Current (All Outputs)	V <sub>CC</sub> = 5.0V			-15		-90	mA	
Icc	Power Supply Current	V <sub>CC</sub> = MAX.				140	190	mA	


AC CHARACTERISTICS OVER OPERATING TEMPERATURE RAI		NGE Test	Am8228XM/ Am8238XM est Typ.			Am8228XC/ Am8238XC Typ.		Am8238-4XC Typ.					
Parameters	Description		Conditions	Min.		Max.	Min.		Max.	Min.	(Note 1)	Max.	Units
tpW	Width of Status Strobe			22			22			22			ns
tss	Set-up Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>			12			8.0			8.0			ns
tSH	Hold Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>			5.0			5.0			5.0			ns
	Delay from STSTB to MEMR			20	30	60	20	30	60	20	30	40	
too _	Delay from STSTB to INTA, IOR			20	30	60	20	30	60	20	30	45	ns
tDC	Delay from STSTB to all other Control Signals		CL = 100pF	20	30	60	20	30	60	20	30	60	
tRR	Delay from DBIN to Control Outputs				15	35		15	30		15	30	ns
ton	Delay from DBIN to	Enable			25	45		25	45		12	20	ns
tRE	8080A Bus	Disable	C <sub>I</sub> = 25pF		25	45		25	45		25	35	115
<sup>t</sup> RD	Delay from System Bus to 8080A Bus During Read				15	30		15	30		15	20	ns
twR	Delay from WR to Control Output	ts		5.0	20	45	5.0	20	45	5.0	20	45	ns
tWE	Delay to Enable System Bus DB <sub>0</sub> -DB <sub>7</sub> After STSTB				25	36		25	30		25	30	ns
tWD	Delay from 8080A Bus D <sub>0</sub> -D <sub>7</sub> to System Bus DB <sub>0</sub> -DB <sub>7</sub> During Write		C <sub>L</sub> = 100pF	5.0	20	40	5.0	20	40	5.0	20	40	ns
tg	Delay from System Bus Enable to System Bus DB <sub>0</sub> -DB <sub>7</sub>				25	35		25	30		20	30	ns
tHD	HLDA to Read Status Outputs				15	28		15	25		15	25	ns
<sup>t</sup> DS	Set-up Time, System Bus Inputs to	HLDA		10			10			10			ns
tDH	Hold Time, System Bus Inputs to	HLDA		20			20			20			ns

Notes: 1. Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.
2. For conditions shown as MIN. or MAX., use the appropriate value specified under electrical characteristics for the applicable device type.

# CAPACITANCE (This parameter is periodically sampled and not 100% tested.)

CAPACIT	ANCE (This parameter is periodically		Typ.				
Parameters	Description Test Conditions		Min.	(Note 1)	Max.	Units	
c <sub>IN</sub>	Input Capacitance			8.0	12	pF	
COUT	Output Capacitance Control Signals	$V_{BIAS} = 2.5 \text{ V}, V_{CC} = 5.0 \text{ V}$ $T_{\Delta} = 25^{\circ}\text{C}, f = 1.0 \text{ MHz}$		7.0	15	pF	
1/0	I/O Capacitance (D or DB)	1 A = 20 0, 1 = 1.0 MHZ		8.0	15	pF	





#### **FUNCTIONAL DESCRIPTION**

Bi-Directional Bus Driver: An eight-bit, bi-directional bus driver is provided to buffer the Am9080A/8080A data bus from Memory and I/O devices. The Am9080A data bus has an input requirement of \*3.0 volts (min) and can drive (sink) a current of at least 3.2mA. The Am8228 • Am8238 data bus driver matches these input requirements and provides enhanced noise immunity. The output drive is set for 10mA typical for Memory and I/O devices.

The Bi-Directional Bus Drive is controlled by signals from the Gating Array for proper bus flow and the outputs can be forced to high impedance state (three-state) for DMA activities.

Status Latch: The Am8228 ● Am8238 stores the status information in the Status Latch when the STSTB input goes "LOW". The output of the Status Latch is connected to the Gating Array and is part of the Control Signal generation.

\*The 8080A has an input requirement of 3.3V and gan drive a maximum current of 1.9mA.

The "read" control signals (MEM R, I/O R and INTA) are derived by combinational logic from Status Bit and the DBIN input.

The "write" control signals (MEM W, I/O W) are similarly derived from the Status Bits and the WR input.

All Control Signals are "active LOW" and directly interface RAM, ROM and I/O components.

The INTA control signal is normally used to gate the "interrupt instruction port" onto the bus. It also provides a special feature in the Am8228 • Am8238. If only one basic vector is needed in the interrupt structure, the Am8228 • Am8238 can automatically insert a RST-7 instruction onto the bus. To use this option, connect the INTA output of the Am8228 • Am8238 (pin 23) to the +12 volt supply through a series resistor (1k ohms). The voltage is sensed internally by the Am8228 • Am8238 and logic is "set-up" so that when the DBIN input is active, a RST 7 instruction is gated on to the bus when an interrupt is acknowledged.

When using a multiple byte instruction as an Interrupt Instruction, the Am8228 ● Am8238 will generate an INTA pulse for each of the instruction bytes.


The BUSEN (Bus Enable) input of the Gating Array is an asynchronous input that forces the data bus output buffers and control signal buffers into their high-impedance state if it is a "HIGH". If BUSEN is a "LOW", normal operation of the data buffer and control signals take place. This facilitates CPU independent bus operations such as direct memory access.

# **DEFINITION OF FUNCTIONAL TERMS**

$D_7-D_0$	Data bus to-from Am9080A/8080A							
$DB_7-DB_0$	Data bus to-from user system							
Ī/OR	Input/output read strobe output active LOW							
I/OW	Input/output write strobe output active LOW							
MEM R	Memory read strobe, output, active LOW							
MEM W	Memory write strobe, output, active LOW							
DBIN	Data bus input strobe, input active HIGH							
INTA	Interrupt acknowledge strobe, input, active LOW							
HLDA	Hold input from Am9080A/8080A active HIGH							
WR	Write input strobe, active HIGH							
BUSEN	BUS ENABLE INPUT, input, 3-state output control, active LOW for 3-state out							
STSTB	Status Strobe, input, strobes status on data							

#### Metallization and Pad Layout

bus into status latch, active LOW



# LOADING RULES

Signal	Pin No.	Input Load	Output Sink	Output Source
D <sub>0</sub>	15	250µA	2mA	-10µA
D <sub>1</sub>	17	250μΑ	2mA	-10µA
D <sub>2</sub>	12	750 <sub>µ</sub> A	2mA	-10µA
D <sub>3</sub>	10	250µA	2mA	-10μA
D <sub>4</sub>	6	250μΑ	2mA	-10µA
D <sub>5</sub>	19	250μΑ	2mA	-10µA
D <sub>6</sub>	21	750µA	2mA	-10µA
D <sub>7</sub>	8	250μA	2mA	10μA
DB <sub>0</sub>	13	250µA	10mA	-1mA
DB <sub>1</sub>	16	250μΑ	10mA	-1mA
DB <sub>2</sub>	11	250μΑ	10mA	-1mA
DB <sub>3</sub>	9	250μΑ	10mA	-1mA
DB <sub>4</sub>	5	250µA	10mA	-1mA
DB <sub>5</sub>	18	250μΑ	10mA	-1mA
DB <sub>6</sub>	20	250μΑ	10mA	-1mA
DB <sub>7</sub>	7	250μΑ	10mA	-1mA
STSTB	1	500µA		
DBIN	4	250μΑ		
WR	3	250μΑ	_	
HLDA	2	250µA		
MEM R	24		10mA	-1mA
MEM W	26	***	10mA	-1mA
I/OR	25		10mA	-1mA
IOW	27	_	10mA	-1mA
BUSEN	22	250μΑ		
INTA	23	_	10mA	-1mA
GND	14			
Vcc	28			

#### STATUS WORD CHART

