# Am9111/Am91L11/Am2111 FAMILY

256x4 Static R/W Random Access Memories

·····						·····			
PART NUMBER	Am2111	Am2111-2	Am9 Am91 Am2	111A L11A 111-1	Am9111B Am91L11B	Am9111C Am91L11C	Am9111D		
ACCESS TIME	1000ns	650ns	500	)ns	250ns				
DISTINCTIVE 256 x 4 orga Low operatin 125mW T 100mW T DC standby r Logic voltage High output High noise im Single 5 volt tolerances: ± Uniform swi supply variat Both military Bussed input Output disab Zero address 100% MIL-S	E CHARACTERISTI nization for small mem up power dissipation 'yp; 290mW maximum yp; 175mW maximum node reduces power up levels identical to TTL drive – two full TTL lo munity – full 400mV power supply – 5% commercial, ±10% tching characteristics and commercial temp and output data on co le control set-up and hold times f rD-883 reliability assur	ICS ory systems - standard power - low power to 84% - bads military - access times insension as and data patterns erature ranges available mmon pins. for simplified timing rance testing	tive to e	<ul> <li>FUNCTIONAL DESCRIPTION</li> <li>The Am9111/Am91L11 series of devices are high performan low power, 1024-bit, static, read/write random access memori They offer a wide range of access times including versions as fast 200ns. Each memory is implemented as 256 words by 4 bits p word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory dep The input data and output data signals are bussed together to she common I/O pins. This feature not only decreases the package si but helps eliminate external logic in bus-oriented memory system These memories may be operated in a DC standby mode reductions of as much as 84% of the normal power dissipation. Ducan be retained with a power supply as low as 1.5 volts. The lipower Am91L11 series offer reduced power dissipation dur normal operating conditions and éven lower dissipation in the star by mode.</li> <li>The Chip Enable input control signals act as high order addr lines and they control the write amplifier and the output buffer The Output Disable signal provides independent control over to output state of enabled chips.</li> <li>These devices are all fully static and no refresh operations or set amplifiers or clocks are required. Input and output signal levels identical to TL specifications, providing simplified interfacing a high noise immunity. The outputs will drive two full TTL loads increased fan-out and better bus interfacing capability.</li> </ul>					
A0     A1       A1     A1       A2     A2       A3     A3       A4     B1	Am9111 BLOCK I	DIAGRAM		CONNE ADDRESS 3 ADDRESS 2 ADDRESS 2 ADDRESS 6 ADDRESS 6 ADDRESS 6 ADDRESS 7 (GND) V <sub>SS</sub> OUTPUT DISABLE	CTION DIAGRAM Top View 1 18 V <sub>CC</sub> (+5 V 2 17 ADDRESS 3 16 WRITE EN 4 15 GHIP ENAI 5 14 DATA I/O, 6 13 DATA I/O, 8 11 DATA I/O, 9 10 CHIP ENAI sion available in 24-pir	4 ABLE BLE 1 4 3 2 1 BLE 2 1 BLE 2 MOS-351			

### ORDERING INFORMATION

Ambient	Package	Power			Acces	s Times		
Specification	Type	Туре	1000ns	650ns	500ns	400ns	300ns	250ns
	Molded DIP	Standard	P2111	P2111-2	P2111-1 AM9111APC	AM9111BPC	AM9111CPC	AM9111DPC
$0^{\circ}$ C to $\pm 70^{\circ}$ C		Low			AM91L11APC	AM91L11BPC	AM91L11CPC	
0 C 10 + 70 C	Hermetic DIP	Standard	C2111	C2111-2	C2111-1 AM9111ADC	AM9111BDC	AM9111CDC	AM9111DDC
		Low			AM91L11ADC	AM91L11BDC	AM91L11CDC	
		Standard			AM9111ADM	AM9111BDM	AM9111CDM	
5°0 40 1125°0	Hermetic DIP	Low			AM91L11ADM	AM91L11BDM	AM91L11CDM	
5 C to +125 C		Standard			AM9111AFM	AM9111BFM		
	Hermetic Flat Pack	Low			AM91L11AFM	AM91L11BFM		

# Am9111/Am91L11/Am2111 Family

## MAXIMUM RATINGS above which the useful life may be impaired

Storage Temperature	-65°C to +150°C
Ambient Temperature Under Bias	-55°C to +125°C
VCC With Respect to VSS, Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs	-0.5V to +7.0V
DC Input Voltage	0.5V to +7.0V
Power Dissipation	1.0W

## ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS         Am9111PC, Am9111DC $T_A = 0^{\circ}C$ to $+70^{\circ}C$ Am91L11PC, Am91L11DC $V_{CC} = +5.0V \pm 5\%$ Am2111       V				Am9 Am9 Fan	Am9111/ Am91L11 Family		Am2111 Family		
Parameters	Description		Test Cond	litions	Min.	Max.	Min.	Max.	Units
	0			I <sub>OH</sub> = -200µA	2.4				Malta
⊻он	Output HIGH Voltage	VCC = MIN.		IOH = -150µA			2.2		VOIts
	0			I <sub>OL</sub> = 3.2mA		0.4			Volte
VOL	Output LOW Voltage	VCC = MIN.	I <sub>OL</sub> = 2.0mA					0.45	Vons
VIH	Input HIGH Voltage		· · · · · · · · · · · · · · · · · · ·					Vcc	Volts
VIL	Input LOW Voltage			-0.5	0.8	-0.5	0.65	Volts	
ILI I	Input Load Current	V <sub>CC</sub> = MAX., 0	$V_{CC} = MAX., 0V \le V_{IN} \le 5.25V$					10	μA
1.0	1/O Laskage Current		Vout = V			5.0		15	^
'LO	1/O Leakage Current	VCE - VIH		V <sub>OUT</sub> = 0.4V		-10		-50	μA
				Am9111A/B		50			
1004			T. = 25°C	Am9111C/D/E		55		60	
1001				Am91L11A/B		31		60	
	Pouror Supply Current	Data out open		Am91L11C		.34			
	Fower Supply Current			Am9111A/B		55			
loga			T. TO°C	Am9111C/D/E		60	]	70	
•662			1A=0C	Am91L11A/B		33	1 1		
				Am91L11C		36	]		

## **ELECTRICAL CHARACTERISTICS**

ELECTRIC Am9111DM, Am91L11DM	$\begin{array}{llllllllllllllllllllllllllllllllllll$	<b>TICS</b> -55°C to +125°C = +5.0V ±10%			Am9 Am9 Fan	0111/ 1L11 nily		
Parameters	Description		Test Condi	tions	Min.	Max.	Units	
	0	1		V <sub>CC</sub> = 4.75V	2.4			
∙он	Output HIGH Voltage	10H = -200#A		V <sub>CC</sub> = 4.5V	2.2		Volts	
VOL	Output LOW Voltage	V <sub>CC</sub> = MIN., I <sub>C</sub>	)L = 3.2mA	~,		0.4	Volts	
VIH	Input HIGH Voltage				2.0	Vcc	Volts	
VIL	Input LOW Voltage				-0.5	0.8	Volts	
ILI I	Input Load Current	V <sub>CC</sub> = MAX., 0	V ≤ V <sub>IN</sub> ≤ 5.5V		10	μA		
LL O	Output Leakage Current					10		
	Gatpat Ecakage Garrent			V <sub>OUT</sub> = 0.4V		-10	μΑ	
				Am9111A/Am9111B		50		
lage				$T_{1} = 25^{\circ}C$	Am9111C	55		1
1001			1A-23 C	Am91L11A/Am91L11B		31	1	
		Data out open		Am91L11C		34	1	
	Power Supply Current			Am9111A/Am9111B		60	mA	
			T - 55°0	Am9111C		65	1	
CC3		IA = -55 C		Am91L11A/Am91L11B		37	1 .	
				Am91L11C		40	1	

## CAPACITANCE

Parameters	Description	Description Test Conditions			Max.	Units
CIN	Input Capacitance, Visu = 0V		Am2111	4.0	8.0	-5
	mpur Capacitance, v IN - Uv	$T = 25^{\circ}0.6 = 1.001$	Am9111/Am91L11	3.0	6.0	p⊢
с <sub>оит</sub>		$I_A = 25 C, T = 1 \text{ mHz}$	Am2111	10	15	
			Am9111/Am91L11	8.0	11	. P⊢

## SWITCHING CHARACTERISTICS over operating temperature and voltage range

Output Load = 1 TTL Gate + 100pF	$T_A = 0$ to 70°C	$V_{CC} = +5V \pm 5\%$
Transition Times = 10ns	$T_{A} = -55 \text{ to } +125^{\circ}\text{C}$	$V_{CC} = +5V \pm 10\%$
Input Levels, Output References = 0.8V and 2.0V	V	

		21	11	211	1-2	21	1-1	911 91L	11A 11A	911 91L	11B 11B	911 91L	11C 11C	<b>91</b> 1	I1D	
Parameters	Description	Min	Max	Min	Max	Min	Max	Min	Мах	Min	Мах	Min	Max	Min	Max	Units
t <sub>RC</sub>	Read Cycle Time	1000	Ī	650		500		500		400		300		250		ns
t <sub>A</sub>	Access Time		1000		650		500		500		400		300		250	ns
tco	Chip Enable to Output ON Delay (Note 1)		800		400		350		200		175		150		125	ns
tod	Output Disable to Output ON Delay		700		350		300		175		150		125		100	ns
<sup>t</sup> он	Previous Read Data Valid with Respect to Address Change	0		0		0		40		40		40		30		ns
t <sub>DF1</sub>	Output Disable to Output OFF Delay	0	200	0	150	0	150	5.0	125	5.0	100	5.0	100	5.0	75	ns
t <sub>DF2</sub>	Chip Enable to Output OFF Delay	0	200	0	150	0	150	10	150	10	125	10	125	10	100	ns
twc	Write Cycle Time	1000		650		500		500		400		300		250		ns
t <sub>AW</sub>	Address Set-up Time	150		150		100		0		0		0		0		ns
t <sub>WP</sub>	Write Pulse Width	750		400		300		175		150		125		100		ns
tcw	Chip Enable Set-up Time (Note 1)	900		550		400		175		150		125		100		ns
twR	Address Hold Time	50		50		50		0		0		0		0		ns
t <sub>DW</sub>	Input Data Set-up Time	700		400		280		150		125		100		85		ns
t <sub>DH</sub>	Input Data Hold Time	100		100		100		0		0		0		0		ns

ote: 1. Both CE1 and CE2 must be LOW to enable the chip.

## SWITCHING WAVEFORMS



WRITE CYCLE





#### **DEFINITION OF TERMS**

#### FUNCTIONAL TERMS

 $\overline{CE1}$ ,  $\overline{CE2}$  Chip Enable Signals. Read and Write cycles can be executed only when both  $\overline{CE1}$  and  $\overline{CE2}$  are LOW.

 $\overline{WE}$  Active LOW Write Enable. Data is written into the memory if  $\overline{WE}$  is LOW and read from the memory if WE is HIGH.

**Static RAM** A random access memory in which data is stored in bistable latch circuits. A static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.

N-Channel An insulated gate field effect transistor technology in which the transistor source and drain are made of N-type material, and electrons serve as the carriers between the two regions. N-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

#### SWITCHING TERMS

 $t_{\mbox{\scriptsize OD}}$  Output enable time. Delay time from falling edge of OD to output on.

t<sub>RC</sub> Read Cycle Time. The minimum time required between successive address changes while reading.

 $t_A$  Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.

 $t_{CO}$  Access Time from Chip Enable. The minimum time during which the chip enable must be LOW prior to reading data on the output.

 $t_{OH}$  Minimum time which will elapse between change of address and any change of the data output.

 $\mathbf{t}_{\text{DF1}}$  Time delay between output disable HIGH and output data float.

 $\mathbf{t_{DF2}}$  Time delay between chip enable OFF and output data float.

 $t_{WC}$  Write Cycle Time. The minimum time required between successive address changes while writing.

 $t_{\mbox{AW}}$  Address Set-up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.

 $t_{\mbox{WP}}$  The minimum duration of a LOW level on the write enable guaranteed to write data.

 $t_{WR}$  Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady.

 $t_{DW}$  Data Set-up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable.

 $t_{\text{DH}}$  Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.

 $t_{CW}$  Chip Enable Time during Write. The minimum duration of a LOW level on the Chip Select prior to the rising edge o  $\overline{WE}$  to guarantee writing.

### POWER DOWN STANDBY OPERATION

The Am9111/Am91L11 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering  $V_{CC}$  to around 1.5–2.0 volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup power supply system, or, in a

large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be held at VIH or VCES during the entire standby cycle.

٩d

٩P

g

## STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE

Parameters	Description	Test	Min.	Тур.	Max.	Units		
VPD	V <sub>CC</sub> in Standby Mode				1.5			
			$V_{PD} = 1.5V$	Am91L11		11	25	
		T <sub>A</sub> = 0°C		Am9111		13	31	
		All Inputs = V <sub>PD</sub>	$V_{PD} = 2.0V$	Am91L11		13	31	
Ino	Loo in Standby Mode			Am9111		17	Max. 25 31 31 41 28 34 34 46 1.0	]
טיי ן		T <sub>A</sub> = -55°C All Inputs = V <sub>PD</sub>	VPD = 1.5V	Am91L11		11	28	mA
				Am9111		13	34	
			VPD = 2.0V	Am91L11		13	34	
				Am9111		17	46	
dv/dt	Rate of Change of V <sub>CC</sub>						1.0	V/µs
t <sub>R</sub>	Standby Recovery Time				tRC			ns
t <sub>CP</sub>	Chip Deselect Time				0			ns
V <sub>CES</sub>	CE Bias in Standby				VPD			Volts

10

5

0

0















2 3 4 5 6

Vcc – V01 TS



#### Typical Power Supply Current Versus Ambient Temperature



#### Am9111 FAMILY - APPLICATION INFORMATION

These memory products provide all of the advantages of AMD's other static N-channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low power versions available, high speed, high output drive, etc. In addition, the Am9111 series features a 256 x 4 organization with common pins used for both Data In and Data Out signals.

This bussed I/O approach cuts down the package pin count allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirectional data bus. The Am9111 memories can connect directly to such a processor since the common I/O pins act as a bidirectional data bus.

The Output Disable control signal is provided to prevent signal contention for the bus lines, and to simplify tri-state bus control in the external circuitry. If the chip is enabled and the output is enabled and the memory is in the Read state, then the output buffers will be impressing data on the bus lines. At that point, if the external system tries to drive the bus with data, in preparation for a write operation, there will be conflict for domination of the bus lines. The Output Disable signal allows the user direct control over the output buffers, independent of the state of the memory. Although there are alternative ways to resolve the conflict, normally Output Disable will be held high during a write operation.



2-36