


80CH SEGMENT DRIVER FOR DOT MATRIX LCD



INTRODUCTION

The An6863 is a LCD driver LSI which is fabricated by low power CMOS technology. Basically this LSI consists of 40x2 bit bidirectional shift register, 40x2 bit data latch and 40x2 bit LCD driver (refer to Fig 1). This LSI can be used segment driver.

FUNCTION

- Dot matrix LCD driver with 80 channel output.
- Input/Output signal
 - Output : 40x2channel waveform for LCD driving
 - Input : - Serial display data and control pulse from the controller LSI.
 - Bias voltage ($V_1 - V_4$)

FEATURES

- Display driving bias ; static-1/5
- Power supply voltage ; 2.7V ~ 5.5V
- Supply voltage for display : 0 ~ - 5V(V_{EE})
- Interface
- CMOS Process
- 100QFP and bare chip available

BLOCK DIAGRAM





Fig. 1. functional block diagram



PAD DIAGRAM



X,Y (0.0)

**PAD LOCATION**

Pad number	Pad name	X	Y	Pad number	Pad name	X	Y
1	S42	2860.00	157.25	49	S31	148.75	3854.75
2	S43	2860.00	284.75	50	S30	148.75	3727.25
3	S44	2860.00	412.25	51	S29	148.75	3599.75
4	S45	2860.00	539.75	52	S28	148.75	3472.25
5	S46	2860.00	667.25	53	S27	148.75	3344.75
6	S47	2860.00	794.75	54	S26	148.75	3217.25
7	S48	2860.00	922.25	55	S25	148.75	3089.75
8	S49	2860.00	1049.75	56	S24	148.75	2962.25
9	S50	2860.00	1177.25	57	S23	148.75	2834.75
10	S51	2860.00	1304.75	58	S22	148.75	2707.25
11	S52	2860.00	1432.25	59	S21	148.75	2579.75
12	S53	2860.00	1559.75	60	S20	148.75	2452.25
13	S54	2860.00	1687.25	61	S19	148.75	2324.75
14	S55	2860.00	1814.75	62	S18	148.75	2197.25
15	S56	2860.00	1942.25	63	S17	148.75	2069.75
16	S57	2860.00	2069.75	64	S16	148.75	1942.25
17	S58	2860.00	2197.25	65	S15	148.75	1814.75
18	S59	2860.00	2324.75	66	S14	148.75	1687.25
19	S60	2860.00	2452.25	67	S13	148.75	1559.75
20	S61	2860.00	2579.75	68	S12	148.75	1432.25
21	S62	2860.00	2707.25	69	S11	148.75	1304.75
22	S63	2860.00	2834.75	70	S10	148.75	1177.25
23	S64	2860.00	2962.25	71	S9	148.75	1049.75
24	S65	2860.00	3089.75	72	S8	148.75	922.25
25	S66	2860.00	3217.25	73	S7	148.75	794.75
26	S67	2860.00	3344.75	74	S6	148.75	667.25
27	S68	2860.00	3472.25	75	S5	148.75	539.75
28	S69	2860.00	3599.75	76	S4	148.75	412.25
29	S70	2860.00	3727.25	77	S3	148.75	284.75
30	S71	2860.00	3854.75	78	S2	148.75	157.25
31	S72	2588.25	3867.50	79	S1	403.75	144.50
32	S73	2460.75	3867.50	80	V _{EE}	531.25	144.50
33	S74	2333.25	3867.50	81	V ₁	658.75	144.50
34	S75	2205.75	3867.50	82	V ₂	786.25	144.50
35	S76	2078.25	3867.50	83	V ₃	913.75	144.50
36	S77	1950.75	3867.50	84	V ₄	1041.25	144.50
37	S78	1823.25	3867.50	85	GND	1168.75	144.50
38	S79	1695.75	3867.50	86	CL1	1313.25	144.50
39	S80	1568.25	3867.50	87	SHL1	1440.75	144.50
40	S40	1440.75	3867.50	88	SHL2	1568.25	144.50
41	S39	1313.25	3867.50	89	V _{DD}	1695.75	144.50
42	S38	1185.75	3867.50	90	CL2	1823.25	144.50
43	S37	1058.25	3867.50	91	DL1	1950.75	144.50
44	S36	930.75	3867.50	92	DR1	2078.25	144.50
45	S35	803.25	3867.50	93	DL2	2205.75	144.50
46	S34	675.75	3867.50	94	DR2	2333.25	144.50
47	S33	548.25	3867.50	95	M	2460.75	144.50
48	S32	420.75	3867.50	96	S41	2605.25	144.50



PIN DESCRIPTION

PIN (NO.)	INPUT OUTPUT	NAME	DESCRIPTION	INTERFACE
V _{DD} (42)	Power	Operating Voltage	For logical circuit (2.7V ~ 5.5V)	Power Supply
V _{SS} (GND)(36)			0V (GND)	
V _{EE} (31)		Negative Supply Voltage	For LCD driver circuit (- 5V)	
V1, V2 (32,33)	Input	LCD driver output voltage level	Bias voltage level for LCD drive (Select level)	Power
V3, V4 (34,35)	Input		Bias voltage level for LCD drive (Non select level)	
S1 - S40	Output	Part 1 LCD driver	LCD driver output	LCD
SHL1(38)	Input		Data Interface	Selection of the shift direction of shift register
DL1, DR1 (44,45)	Input Output	Part 2 LCD driver	Data Input/output of shift register (part 1)	Controller or An6863
S41 - S80	Output		LCD driver output	LCD
SHL2 (39)	Input	Data Interface	Selection of the shift direction of shift register	V _{DD} or V _{SS}
DL2, DR2 (46,47)	Input Output	Part 2 LCD driver	Data Input/output of shift register (part 2)	Controller or An6863
M(48)	Input		Alternated signal for LCD driver output	The alternating signal to convert LCD drive waveform to AC
CL1, CL2 (37,43)	Input	Data shift/latch clock	CL1 : Data latch clock CL2 : Data shift clock	NC
NC (40, 41, 49, 50)			No connection	

TIMING CHARACTERISTICS






Fig. 3. AV characteristics



LCD OUTPUT WAVEFORMS



APPLICATION CIRCUIT





MAXIMUM ABSOLUTE LIMIT (Ta = 25 °C)

Characteristic	Symbol	Value	Unit
Operating Voltage	V _{DD}	-0.3 ~ +7.0	V
Driver Supply Voltage	V _{LCD}	V _{DD} - 13.5 ~ V _{DD} + 0.3	V
Input Voltage 1	V _{N1}	- 0.3 ~ V _{DD} + 0.3	V
Input Voltage 2 (V ₁ ~ V ₄)	V _{N2}	V _{DD} + 0.3 ~ V _{EE} - 0.3	V
Operating Temperature	T _{OPR}	- 20 ~ + 75	°C
Storage Temperature	T _{STG}	- 55 ~ + 125	°C

* Voltage greater than above may damage to the circuit

* V_{EE}: connect a protection resistor (220Ω ± 5%)

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{DD}=+5 ± 10%, V_{EE}=-5 ± 10%, V_{SS}=0V, Ta=-20 ~ +75°C)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Operating Current	I _{DD}	f _{CL2} = 400KHz	-	1	mA	V _{DD} , V _{EE}
Supply Current	I _{EE}	f _{CL1} = 1KHz	-	10	μA	
Input High Voltage	V _{IH}		0.7V _{DD}	V _{DD}	V	CL1, CL2, DL2, DR1, DR2, SHL1, SHL2, M
Input Low Voltage	V _{IL}		0	0.3V _{DD}		
Input Leakage Current	I _{LKG}	V _{IN} = 0 ~ V _{DD}	-5	5	μA	
Output High Voltage	V _{OH}	I _{OH} = -0.4mA	V _{DD} - 0.4	-	V	
Output Low Voltage	V _{OL}	I _{OL} = +0.4mA		0.4		
Voltage Descending	V _{D1}	I _{ON} = 0.1mA for one of S ₁ - S ₈₀	-	1.1		
	V _{D2}	I _{ON} = 0.05mA for one of S ₁ - S ₈₀	-	1.5		
Leakage Current	I _V	V _{IN} = V _{DD} ~ V _{EE} (Output S ₁ ~ S ₈₀ ; floating)	- 10	10	μA	V ₁ -V ₄

AC CHARACTERISTICS (V_{DD}=+5 ± 10%, V_{EE}=-5 ± 10%, V_{SS}=0V, Ta=-20 ~ +75°C)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Data Shift Frequency	f _{CL}	-	-	400	KHz	CL2
Clock High Level Width	t _{WCKH}	-	800	-	ns	CL1, CL2
Clock Low Level Width	t _{WCKL}	-	800	-		CL2
Clock Set-up Time	t _{SL}	from CL2 to CL1	500	-		CL1, CL2
	t _{LS}	from CL2 to CL1	500	-		
Clock Rise/Fall Time	t _R /t _F	-	-	200		
Data Set-up Time	t _{SU}	-	300	-		DL1, DL2, DR1, DR2
Data Hold Time	t _{DH}	-	300	-		DL1, DL2, DR1, DR2
Data Delay Time	t _D	C _L = 15pF	-	500		DL1, DL2, DR1, DR2