

Product Functional Specification  
15 inch XGA Color TFT LCD Module  
Model Name : B150XG01

— (◆) Preliminary Specification  
( ) Final Specification

Note: This Specification is subject to change without notice.

## I. Contents

- 1.0 Handling Precautions
- 2.0 General Description
  - 2.1 Characteristics
  - 2.2 Functional Block Diagram
- 3.0 Absolute Maximum Ratings
- 4.0 Optical Characteristics
- 5.0 Signal Interface
  - 5.1 Connectors
  - 5.2 Signal Pin
  - 5.3 Signal Description
  - 5.4 Signal Electrical Characteristics
  - 5.5 Signal for Lamp Connector
- 6.0 Pixel Format Image
- 7.0 Parameter Guide Line for CFL Inverter
- 8.0 Interface Timings
  - 8.1 Timing Characteristics
  - 8.2 Timing Definition
- 9.0 Power Consumption
- 10.0 Power ON/OFF Sequence
- 11.0 Mechanical Characteristics

## II Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1. 2001/9/25	All	First Edition for Customer	All	
0.2 2001/12/12	9	LVDS connector type	FI-XB30SR-HF11	
0.2 2001/12/12	5	Thickness: 6.5mm max.	6.0mm max.	

(C) Copyright AU Optronics, Inc.  
August, 2001 All Rights Reserved.

B150XG01 Ver.01

2/20

No Reproduction and Redistribution Allowed.

(C) Copyright AU Optronics, Inc.  
August, 2001 All Rights Reserved.

B150XG01 Ver.01

3/20

No Reproduction and Redistribution Allowed.

## 1.0 Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CCFL Reflector edge. Instead, press at the far ends of the CFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow local ordinances or regulations for disposal.
- 13) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source(2.11, IEC60950 or UL1950), or be applied exemption.
- 14) The LCD module is designed so that the CFL in it is supplied by Limited Current Circuit(2.4, IEC60950 or UL1950). Do not connect the CFL in Hazardous Voltage Circuit.

## 2.0 General Description

This specification applies to the 15.0 inch Color TFT/LCD Module B150XN01.

This module is designed for a display unit of notebook style personal computer.

The screen format is intended to support the XGA (1024(H) x 768(V)) screen and 262k colors (RGB 6-bits data driver).

All input signals are LVDS interface compatible.

This module does not contain an inverter card for backlight.


## 2.1 Display Characteristics

The following items are characteristics summary on the table under 25 condition:

ITEMS	Unit	SPECIFICATIONS
Screen Diagonal	[mm]	381
Active Area	[mm]	304.1 X 228.1
Pixels H x V		1024(x3) x 768
Pixel Pitch	[mm]	0.297X0.297
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		Normally White
Typical White Luminance (ICFL=6.0mA)	[cd/m <sup>2</sup> ]	150 (5 point average)
Contrast Ratio		250
Optical Rise Time/Fall Time	[msec]	11/24
Nominal Input Voltage VDD	[Volt]	+3.3 Typ.
Typical Power Consumption (VDD line + VCFL line)	[Watt]	TBD
Weight	[Grams]	585g typ.
Physical Size	[mm]	317.3 x 242.0 x 6.0 max.
Electrical Interface		1 channel LVDS
Support Color		Native 262K colors ( RGB 6-bit data driver )
Temperature Range Operating Storage (Shipping)	[°C] [°C]	0 to +50 -20 to +60

## 2.2 Functional Block Diagram

The following diagram shows the functional block of the 15.0 inches Color TFT/LCD Module:



### 3.0 Absolute Maximum Ratings

Absolute maximum ratings of the module is as following:

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	VDD	-0.3	+4.0	[Volt]	
Input Voltage of Signal	Vin	-0.3	VDD+0.3	[Volt]	
CCFL Current	ICFL	-	7	[mA] rms	
CCFL Ignition Voltage	Vs	-	1150	Vrms	
Operating Temperature	TOP	0	+50	[°C]	Note 1
Operating Humidity	HOP	8	95	[%RH]	Note 1
Storage Temperature	TST	-20	+60	[°C]	Note 1
Storage Humidity	HST	5	95	[%RH]	Note 1
Vibration			1.5 10-500 (random)	G Hz	2hr/axis, X,Y,Z
Shock			220 , 2	G ms	Half sine wave

Note 1 : Maximum Wet-Bulb should be 39 and No condensation.



## 4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as follows under 25 condition:

Item		Conditions	Typ.	Note
Viewing Angle	[degree] [degree]	Horizontal (Right) K = 10 (Left)	40 40	--
K: Contrast Ratio	[degree] [degree]	Vertical (Upper) K = 10 (Lower)	10 30	-- --
Contrast ratio			250	--
Response Time (Room Temp.)	[msec] [msec]	Rising Falling	11 24	15(Max.) 30(Max.)
Color Chromaticity Coordinates (CIE)		Red x	TBD	TBD
		Red y	TBD	TBD
		Green x	TBD	TBD
		Green y	TBD	TBD
		Blue x	TBD	TBD
		Blue y	TBD	TBD
		White x	0.313	TBD
		White y	0.329	TBD
White Luminance (CCFL 6.0 mA)	[cd/m <sup>2</sup> ]		150 ( 5 points average)	

## 5.0 Signal Interface

### 5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	JAE
Type / Part Number	F1XB30SR-HF11
Mating Housing/Part Number	F1X30M, F1X30C or F1X30H
Mating Contact/Part Number	F1C3-A1

Connector Name / Designation	For Lamp Connector
Manufacturer	JST
Type / Part Number	BHSR-02VS-1
Mating Type / Part Number	SM02B-BHSS-1-TB

### 5.2 Signal Pin

Pin#	Signal Name	Pin#	Signal Name
1	GND	2	VDD
3	VDD	4	Reserved
5	Reserved	6	Reserved
7	Reserved	8	RoIN0-
9	RoIN0+	10	GND
11	RoIN1-	12	RoIN1+
13	GND	14	RoIN2-
15	RoIN2+	16	GND
17	RoCLKIN-	18	RoCLKIN+
19	GND	20	ReIN0-
21	ReIN0+	22	GND
23	ReIN1-	24	ReIN1+
25	GND	26	ReIN2-
27	ReIN2+	28	GND
29	ReCLKIN-	30	ReCLKIN+

(C) Copyright AU Optronics, Inc.

August, 2001 All Rights Reserved.

B150XG01 Ver.01


### 5.3 Signal Description

The module using a LVDS receiver. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS84 (negative edge sampling) or compatible.

Signal Name	Description
RoIN0-, RoIN0+	LVDS differential Odd data input(Red0-Red5, Green0)
RoIN1-, RoIN1+	LVDS differential Odd data input(Green1 -Green5, Blue0-Blue1)
RoIN2-, RoIN2+	LVDS differential Odd data input(Blue2-Blue5, Hsync, Vsync, DSPTMG)
RoCLKIN-, RoCLKIN0+	LVDS Odd differential clock input
ReIN0-, ReIN0+	LVDS differential Even data input(Red0-Red5, Green0)
ReIN1-, ReIN1+	LVDS differential Even data input(Green1 -Green5, Blue0-Blue1)
ReIN2-, ReIN2+	LVDS differential Even data input(Only Blue2-Blue5)
ReCLKIN-, ReCLKIN0+	LVDS Even differential clock input
VDD	+3.3V Power Supply
GND	Ground

Note: Input signals shall be low or Hi-Z state when VDD is off.  
Internal circuit of LVDS inputs are as following.

## Signal Input



The module uses a 100ohm resistor between positive and negative data lines of each receiver input

Signal Name	Description	
+RED5 +RED4 +RED3 +RED2 +RED1 +RED0	Red Data 5 (MSB) Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB)  Red-pixel Data	Red-pixel Data Each red pixel's brightness data consists of these 6 bits pixel data.
+GREEN 5 +GREEN 4 +GREEN 3 +GREEN 2 +GREEN 1 +GREEN 0	Green Data 5 (MSB) Green Data 4 Green Data 3 Green Data 2 Green Data 1 Green Data 0 (LSB)  Green-pixel Data	Green-pixel Data Each green pixel's brightness data consists of these 6 bits pixel data.
+BLUE 5 +BLUE 4 +BLUE 3 +BLUE 2 +BLUE 1 +BLUE 0	Blue Data 5 (MSB) Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB)  Blue-pixel Data	Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
-DTCLK	Data Clock	The typical frequency is 54.0 MHz. The signal is used to strobe the pixel data and DSPTMG signals. All pixel data shall be valid at the falling edge when the DSPTMG signal is high.
DSPTMG	Display Timing	This signal is strobed at the falling edge of -DTCLK. When the signal is high, the pixel data shall be valid to be displayed.
VSYNC	Vertical Sync	The signal is synchronized to -DTCLK .
HSYNC	Horizontal Sync	The signal is synchronized to -DTCLK .

Note: Output signals from any system shall be low or Hi-Z state when VDD is off.

#### 5.4 Signal Electrical Characteristics

Input signals shall be low or Hi-Z state when VDD is off.

It is recommended to refer the specifications of SN75LVDS86DGG(Texas Instruments) in detail.

Signal electrical characteristics are as follows;

(C) Copyright AU Optronics, Inc.


August, 2001 All Rights Reserved.

B150XG01 Ver.01

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Voltage(Vcm=+1.2V)		100	[mV]
Vtl	Differential Input Low Voltage(Vcm=+1.2V)	-100		[mV]

LVDS Macro AC characteristics are as follows:

	Min.	Max.
Clock Frequency (T)	TBD	TBD
Data Setup Time (Tsu)	TBD	
Data Hold Time (Thd)	TBD	




### 5.5 Signal for Lamp connector

Pin #	Signal Name
1	Lamp High Voltage
2	Lamp Low Voltage

### 6.0 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.



### 7.0 Parameter guide line for CFL Inverter

Parameter	Min	DP-1	Max	Units	Condition
White Luminance 5 points average	-	200	—	[cd/m <sup>2</sup> ]	(Ta=25 )
CCFL current(ICFL)	3.0	6.0	7.0	[mA] rms	(Ta=25 ) Note 2
CCFL Frequency(FCFL)	40	50	60	[KHz]	(Ta=25 ) Note 3
CCFL Ignition Voltage(Vs)		—	1,150	[Volt] rms	(Ta= 0 ) Note 4
CCFL Voltage (Reference) (VCFL)	—	700	—	[Volt] rms	(Ta=25 ) Note 5
CCFL Power consumption (PCFL)	—	4.2	—	[Watt]	(Ta=25 ) Note 5

Note 1: DP-1 are ADT recommended Design Points.

\*1 All of characteristics listed are measured under the condition using the ADT Test inverter.

\*2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.

(C) Copyright AU Optronics, Inc.

August, 2001 All Rights Reserved.

B150XG01 Ver.01

\*3 In designing an inverter, it is suggested to check safety circuit ver carefully. Impedance of CFL, for instance, becomes more than 1 [M ohm] when CFL is damaged.

\*4 Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.

\*5 CFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the screen.

\*6 Reducing CFL current increases CFL discharge voltage and generally increases CFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.

Note 2: It should be employed the inverter which has “Duty Dimming”, if ICFL is less than 4mA.

Note 3: CFL discharge frequency should

be carefully determined to avoid interference between inverter and TFT LCD.

Note 4: CFL inverter should be able to give out a power that has a generating capacity of over 1,400 voltage. Lamp units need 1,400 voltage minimum for ignition.

Note 5: Calculator value for reference (ICFLxVCFL=PCFL)

## 8.0 Interface Timings

Basically, interface timings should match the VESA 1024x768 /60Hz (VG901101) manufacturing guide line timing.

### 8.1 Timing Characteristics

Symbol	Description	Min	Typ	Max	Unit
fdck	DTCLK Frequency		65.00		[MHz]
tck	DTCLK cycle time	—	15.38		[nsec]
tx	X total time	1206	1344	2047	[tck]
tacx	X active time	129	1024		[tck]
tbkx	X blank time	90	320		[tck]
Hsync	H frequency		48.363		[KHz]
Hsw	H-Sync width	2	136		[tck]
Hbp	H back porch	1	160		[tck]
Hfp	H front porch	0	24		[tck]
ty	Y total time	771	806	1023	[tx]
tacy	Y active time		768		[tx]
Vsync	Frame rate	(55)	60	61	[Hz]
Vw	V-sync Width	2	6		[tx]
Vfp	V-sync front porch	1	3		[tx]
Vbp	V-sync back porch	7	29	63	[tx]

**Note:** Hsw(H-sync width) + Hbp(H-sync back porch) should be less than 515 tck.


### 8.2 Timing Definition

(C) Copyright AU Optronics, Inc.

August, 2001 All Rights Reserved.

B150XG01 Ver.01





## 9.0 Power Consumption

Input power specifications are as follows:

Symbol	Parameter	Min	Typ	Max	Units	Condition
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	Load Capacitance 20uF
PDD	VDD Power		TBD		[Watt]	All Black Pattern
PDD Max	VDD Power max			TBD	[Watt]	Max Pattern Note
IDD	IDD Current		TBD		mA	All Black Pattern
IDD Max	IDD Current max			TBD	mA	Max Pattern Note
VDDrp	Allowable Logic/LCD Drive Ripple Voltage			100	[mV] p-p	
VDDns	Allowable Logic/LCD Drive Ripple Noise			100	[mV] p-p	

Note : VDD=3.3V


(C) Copyright AU Optronics, Inc.

August, 2001 All Rights Reserved.


B150XG01 Ver.01

## 10. Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.




# 11. Mechanical Characteristics



(C) Copyright AU Optronics, Inc.  
 August, 2001 All Rights Reserved.

B150XG01 Ver.01

No Reproduction and Redistribution Allowed.



(C) Copyright AU Optronics, Inc.  
August, 2001 All Rights Reserved.

B150XG01 Ver.01

No Reproduction and Redistribution Allowed.