

Ver 1.3

**Radiation Hardened Bidirectional
Multipurpose Transceiver**

Datasheet

Part Number: B54ACS164245SRH



北京微电子技术研究所

Beijing Microelectronics Technology Institute

Page of Revise Control

Version No.	Publish Time	Revised Chapter	Revise Introduction	Note
1.1	2014-03-11	--	--	--
1.2	2016-08-15	--	Change the format	--
1.3	2018-09-17	1	Update Features	--
		10	Add 10.Appendix II Notice	
		--	Update Service and Support	

TABLE OF CONTENTS

1. Features	1
2. General Description	1
3. Function Block Diagram	2
4. Packages and Pin Function Descriptions.....	2
5. Pin List.....	4
6. Detailed Description.....	5
6.1 Function Description	5
6.2 Storage Condition	6
6.3 Absolute Maximum Ratings	6
6.4 Recommended Operation Conditions	6
7. Specifications.....	7
8. Package Specifications	11
9. Appendix I Typical Application Example.....	12
9.1 B54ACS164245SRH drivers CMOS or TTL	12
9.2 TTL drivers B54ACS164245SRH.....	12
9.3 Utilizing the B54ACS164245SRH as Cold-Sparing Buffer	13
10. Appendix II Notice.....	14

1. Features

- **Electrical characteristics**
 - Voltage translation:
 - 5V bus to 3.3V bus
 - 5V bus to 5V bus
 - 3.3V bus to 5V bus
 - 3.3V bus to 3.3V bus
 - Cold sparing:
 - 1M Ω minimum input impedance power-off
 - High speed, low power consumption
 - Schmitt trigger inputs to filter noisy signals
 - 0.5 μ m Commercial CMOS
- **Reliability features**
 - Operating temperature :
-55 $^{\circ}$ C \sim +125 $^{\circ}$ C
 - ESD feature (human body model): 2000V
 - Electrical latch up feature :
200mA
 - Total ionizing dose: ≥ 100 Krad (Si)
 - Single event latch-up threshold:
 ≥ 75 MeV \cdot cm²/mg
- **Packaging options**
 - 48-lead flatpack

2. General Description

The 16-bit wide B54ACS164245SRH Multipurpose transceiver is designed to perform multiple functions including: asynchronous two-way communication, Schmitt input buffering, voltage translation, cold sparing. With either or both V_{DD1} and V_{DD2} are equal to zero volts, the B54ACS164245SRH outputs and inputs present a minimum impedance of 1M Ω making it ideal for “cold spare” applications. The B54ACS164245SRH enables system designers to interface 3.3 volt CMOS compatible components with 5 volt CMOS components. For voltage translation, the A port interfaces with the 3.3 volt bus; the B port interfaces with the 5 volt bus. The direction control (DIRx) controls the direction of data flow. The output enable ($\overline{OE}x$) overrides the direction control and disables both ports. These signals can be driven from either port A or B.

The direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver.

3. Function Block Diagram

B54ACS164245SRH function block diagram is shown in figure 3-1.




Figure 3-1 B54ACS164245SRH function block diagram

4. Packages and Pin Function Descriptions

The provided package is: FP48.

B54ACS164245SRH FP48 pin configuration is shown in 4-1.




Figure 4-1 B54ACS164245SRH pin configuration

Table 4-1 B54ACS164245SRH Pin Function Descriptions

Pin Names	Description
$\overline{OE}x$	Output Enable Input (Active Low)
DIRx	Direction Control Inputs
xAx	Side A Inputs or 3-State Outputs (3.3V Port)
xBx	Side B Inputs or 3-State Outputs (5V Port)

5. Pin List

B54ACS164245SRH pin list is shown in table 5-1.

Table 5-1 B54ACS164245SRH pin list

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	DIR1	I	48	\overline{OE}_1	I
2	1B1	I/O	47	1A1	I/O
3	1B2	I/O	46	1A2	I/O
4	V _{SS}	G	45	V _{SS}	G
5	1B3	I/O	44	1A3	I/O
6	1B4	I/O	43	1A4	I/O
7	V _{DD1}	P	42	V _{DD2}	P
8	1B5	I/O	41	1A5	I/O
9	1B6	I/O	40	1A6	I/O
10	V _{SS}	G	39	V _{SS}	G
11	1B7	I/O	38	1A7	I/O
12	1B8	I/O	37	1A8	I/O
13	2B1	I/O	36	2A1	I/O
14	2B2	I/O	35	2A2	I/O
15	V _{SS}	G	34	V _{SS}	G
16	2B3	I/O	33	2A3	I/O
17	2B4	I/O	32	2A4	I/O
18	V _{DD1}	P	31	V _{DD2}	P
19	2B5	I/O	30	2A5	I/O
20	2B6	I/O	29	2A6	I/O
21	V _{SS}	G	28	V _{SS}	G
22	2B7	I/O	27	2A7	I/O
23	2B8	I/O	26	2A8	I/O
24	DIR2	I	25	\overline{OE}_2	I

6. Detailed Description

6.1 Function Description

The 16-bit wide B54ACS164245SRH multipurpose transceiver is designed to perform multiple functions including: asynchronous two-way communication, Schmitt input buffering, voltage translation, cold sparing. With both V_{DD1} and V_{DD2} are equal to zero volts, the B54ACS164245SRH outputs and inputs present a minimum impedance of $1M\Omega$ making it ideal for “cold spare” applications. The B54ACS164245SRH enables system designers to interface 3.3 volt CMOS compatible components with 5 volt CMOS components. For voltage translation, the A port interfaces with the 3.3 volt bus; the B port interfaces with the 5 volt bus. The direction control (DIRx) controls the direction of data flow. The output enable ($\overline{OE}x$) overrides the direction control and disables both ports. These signals can be driven from either port A or B. Function is shown in table 6-1. The power condition is shown in table 6-2.

The direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver.

Table 6-1 FUNCTION TABLE

Enables $\overline{OE}x$	Direction DIRx	Operation
L	L	B Data To A Bus
L	L	A Data To B Bus
H	H	Isolation

Table 6-2 POWER TABLE

Port B	Port A	OPERATION
5 Volts	3.3 Volts	Voltage Translator
5 Volts	5 Volts	Non Translating
3.3 Volts	3.3 Volts	Non Translating
V_{SS}	V_{SS}	Cold Spare

Control signals DIRx and $\overline{\text{OEx}}$ are 5 volt tolerant inputs. When V_{DD2} is at 3.3 volts, either 3.3 or 5 volt CMOS logic levels can be applied to all control inputs. For proper operation connect power to all V_{DD} and ground all V_{SS} pins (i.e., no floating V_{DD} or V_{SS} input pins).

If V_{DD1} and V_{DD2} are not powered up together, then V_{DD2} should be powered up first for proper control of outputs by $\overline{\text{OEx}}$ and DIR cannot be guaranteed. During operation of the part, after power up, insure $V_{\text{DD1}} > V_{\text{DD2}}$.

6.2 Storage Condition

Packaged product should be stored in the ventilate warehouse with ambient temperature $15^{\circ}\text{C} \sim 25^{\circ}\text{C}$ and relative humidity less than 65%. There should be no acid, alkali or other radiant gas in the environment, well-ventilated, corresponding anti static measure.

6.3 Absolute Maximum Ratings

- Supply voltage range to ground potential ($V_{\text{DD1}}, V_{\text{DD2}}$) : $-0.3\text{ V} \sim 6.0\text{ V}$
- Voltage any pin ($V_{\text{I}}, V_{\text{O}}$) : $-0.3\text{ V} \sim V_{\text{DD1}} + 0.3\text{ V}$
- DC input current (I_{IN}) : $-10\text{ mA} \sim +10\text{ mA}$
- Storage temperature (T_{stg}) : $-65^{\circ}\text{C} \sim 150^{\circ}\text{C}$
- Lead temperature ($T_{\text{h}, 10\text{s}}$) : 300°C
- Thermal resistance junction to case ($R_{\text{th}(J-C)}$) : 28°C/W

6.4 Recommended Operation Conditions

- Supply voltage relative to ground ($V_{\text{DD1}}, V_{\text{DD2}}$) :
 $3.0\text{ V} \sim 3.6\text{ V}$ 或 $4.5\text{ V} \sim 5.5\text{ V}$
- Input voltage any pin ($V_{\text{DD1}}, V_{\text{DD2}}$) : $0 \sim V_{\text{DD1}}$
- Case operation temperature range (T_{A}) : $-55^{\circ}\text{C} \sim 125^{\circ}\text{C}$
- Maximum input rise and fall time ($t_{\text{r}}, t_{\text{f}}$) : 1 ns/V (Typical)

7. Specifications

All electrical characteristics are shown in table 7-1.

Table 7-1 B54ACS164245SRH electrical characteristics

PARAMETER	SYMBOL	Test conditions ($4.5V \leq V_{DD1} \leq 5.5V, 3V \leq V_{DD2} \leq 3.6V, -55^\circ C < T_C < 125^\circ C$)	Limits		Unit
			Min	Max	
Schmitt trigger positive going threshold	V_{T+}	A Port=3.3V, $V_{DD1}=5.5V$ and $4.5V, V_{DD2}=3.6V$ and $3.0V$; A Port=5V, $V_{DD1}=5.5V$ and $4.5V, V_{DD2}=5.5V$ and $4.5V$.		$0.7V_{DD2}$	V
		B Port=3.3V, $V_{DD1}=3.6V$ and $3.0V, V_{DD2}=3.6V$ and $3.0V$; B Port=5V, $V_{DD1}=5.5V$ and $4.5V, V_{DD2}=3.6V$ and $3.0V$.		$0.7V_{DD1}$	V
Schmitt trigger negative going threshold	V_T	A Port=3.3V, $V_{DD1}=5.5V$ and $4.5V, V_{DD2}=3.6V$ and $3.0V$; A Port=5V, $V_{DD1}=5.5V$ and $4.5V, V_{DD2}=5.5V$ and $4.5V$.	$0.3V_{DD2}$		V
		B Port=3.3V, $V_{DD1}=3.6V$ and $3.0V, V_{DD2}=3.6V$ and $3.0V$; B Port=5V, $V_{DD1}=5.5V$ and $4.5V, V_{DD2}=3.6V$ and $3.0V$.	$0.3V_{DD1}$		V
Schmitt trigger range of hysteresis ^a	V_{HI}	A Port=3.3V, $V_{DD1}=5.5V$ and $4.5V, V_{DD2}=3.6V$ and $3.0V$; B Port=3.3V, $V_{DD1}=3.0V$ and $3.6V, V_{DD2}=3.0V$ and $3.6V$.	0.4		V
Schmitt trigger range of hysteresis ^a	V_{H2}	A Port=5V, $V_{DD1}=5.5V$ and $4.5V, V_{DD2}=5.5V$ and $4.5V$; B Port=5V, $V_{DD1}=5.5V$ and $4.5V, V_{DD2}=3.6V$ and $3.0V$.	0.6		V
Three-state output leakage current high	I_{OZH}	A Port=3.3V, $V_{DD1}=5.5V, V_{DD2}=3.6V, V_{IN}=V_{DD2}/V_{SS}, V_{OUT}=V_{DD2}$; A Port=5.0V, $V_{DD1}=5.5V=V_{DD2}, V_{IN}=V_{DD2}/V_{SS}, V_{OUT}=V_{DD2}$; B Port=3.3V, $V_{DD2}=V_{DD1}=3.6V, V_{IN}=V_{DD1}/V_{SS}, V_{OUT}=V_{DD1}$; B Port=5.0V, $V_{DD2}=3.6V, V_{DD1}=5.5V, V_{IN}=V_{DD1}/V_{SS}, V_{OUT}=V_{DD1}$.	-	3	μA
Three-state output leakage current low	I_{OZL}	A Port=3.3V, $V_{DD1}=5.5V, V_{DD2}=3.6V, V_{IN}=V_{DD2}/V_{SS}, V_{OUT}=V_{SS}$; A Port=5.0V, $V_{DD1}=5.5V=V_{DD2}, V_{IN}=V_{DD2}/V_{SS}, V_{OUT}=V_{SS}$; B Port=3.3V, $V_{DD2}=V_{DD1}=3.6V, V_{IN}=V_{DD1}/V_{SS}, V_{OUT}=V_{SS}$; B Port=5.0V, $V_{DD2}=3.6V, V_{DD1}=5.5V, V_{IN}=V_{DD1}/V_{SS}, V_{OUT}=V_{SS}$.	-1	-	μA
Input current cold spare mode	I_{CS}	A Port=B Port= $V_{IN}=5.5V, V_{DD}=V_{SS}$.	-1	5	μA
Input current high	I_{IH}	A Port=3.3V, $V_{DD1}=5.5V, V_{DD2}=3.6V, V_{IN}=V_{DD2}/V_{SS}$; A Port=5.0V, $V_{DD1}=5.5V=V_{DD2}, V_{IN}=V_{DD2}/V_{SS}$; B Port=3.3V, $V_{DD2}=V_{DD1}=3.6V, V_{IN}=V_{DD1}/V_{SS}$; B Port=5.0V, $V_{DD2}=3.6V, V_{DD1}=5.5V, V_{IN}=V_{DD1}/V_{SS}$.	-	3	μA
Input current low	I_{IL}	A Port=3.3V, $V_{DD1}=5.5V, V_{DD2}=3.6V, V_{IN}=V_{DD2}/V_{SS}$; A Port=5.0V, $V_{DD1}=5.5V=V_{DD2}, V_{IN}=V_{DD2}/V_{SS}$; B Port=3.3V, $V_{DD2}=V_{DD1}=3.6V, V_{IN}=V_{DD1}/V_{SS}$; B Port=5.0V, $V_{DD2}=3.6V, V_{DD1}=5.5V, V_{IN}=V_{DD1}/V_{SS}$.	-1		μA

PARAMETER	SYMBOL	Test conditions ($4.5V \leq V_{DD1} \leq 5.5V, 3V \leq V_{DD2} \leq 3.6V, -55^\circ C < T_C < 125^\circ C$)	Limits		Unit
			Min	Max	
Low level output voltage	V_{OL1}	APort=3.3V, $I_{OL}=8mA, V_{IN}=V_{DD2}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=3.0V$.		0.5	V
		BPort=3.3V, $I_{OL}=8mA, V_{IN}=V_{DD1}/V_{SS}, V_{DD1}=3.0V, V_{DD2}=3.0V$.		0.5	V
		APort=5V, $I_{OL}=8mA, V_{IN}=V_{DD2}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=4.5V$.		0.4	V
		BPort=5V, $I_{OL}=8mA, V_{IN}=V_{DD1}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=3.0V$.		0.4	V
Low level output voltage	V_{OL2}	APort=3.3V, $I_{OL}=100\mu A, V_{IN}=V_{DD2}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=3.0V$.		0.2	V
		BPort=3.3V, $I_{OL}=100\mu A, V_{IN}=V_{DD1}/V_{SS}, V_{DD1}=3.0V, V_{DD2}=3.0V$.		0.2	V
		APort=5V, $I_{OL}=100\mu A, V_{IN}=V_{DD2}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=4.5V$.		0.2	V
		BPort=5V, $I_{OL}=100\mu A, V_{IN}=V_{DD1}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=3.0V$.		0.2	V
High level output voltage	V_{OH1}	APort=3.3V, $I_{OH}=-8mA, V_{IN}=V_{DD2}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=3.0V$.	$V_{DD2}-0.9$		V
		BPort=3.3V, $I_{OH}=-8mA, V_{IN}=V_{DD1}/V_{SS}, V_{DD1}=3.0V, V_{DD2}=3.0V$.	$V_{DD1}-0.9$		V
		APort=5V, $I_{OH}=-8mA, V_{IN}=V_{DD2}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=4.5V$.	$V_{DD2}-0.7$		V
		BPort=5V, $I_{OH}=-8mA, V_{IN}=V_{DD1}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=3.0V$.	$V_{DD1}-0.7$		V
High level output voltage	V_{OH2}	APort=3.3V, $I_{OH}=-100\mu A, V_{IN}=V_{DD2}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=3.0V$;	$V_{DD2}-0.2$		V
		APort=5V, $I_{OH}=-100\mu A, V_{IN}=V_{DD2}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=4.5V$.	$V_{DD2}-0.2$		
		BPort=3.3V, $I_{OH}=-100\mu A, V_{IN}=V_{DD1}/V_{SS}, V_{DD1}=3.0V, V_{DD2}=3.0V$;	$V_{DD1}-0.2$		
		BPort=5V, $I_{OH}=-100\mu A, V_{IN}=V_{DD1}/V_{SS}, V_{DD1}=4.5V, V_{DD2}=3.0V$.	$V_{DD1}-0.2$		V
Quiescent supply current	I_{DDQ1}	$V_{DD}=5.5V, V_{IN}=V_{DD}/V_{SS}, T_A=25^\circ C$		10	μA
	I_{DDQ2}	$V_{DD}=5.5V, V_{IN}=V_{DD}/V_{SS}, T_A=-55^\circ C, T_A=125^\circ C$		100	μA
	I_{DDQ3}	$V_{DD}=5.5V, V_{IN}=V_{DD}/V_{SS}$ (Post-Rad $25^\circ C$)		500	μA
Input capacitance	C_{IN}	$T_C=25^\circ C, f=1MHz$		15	pF
Output capacitance	C_{OUT}	$T_C=25^\circ C, f=1MHz$		15	pF
Functional test		$V_{IH}=0.7V_{DD}, V_{IL}=0.3V_{DD}, V_{DD1}=4.5V$ and $5.5V, V_{DD2}=3.0V$ and $3.6V$	L	H	

SYMBOL	Test conditions ($4.5V \leq V_{DD1} \leq 5.5V, 3V \leq V_{DD2} \leq 3.6V, -55^\circ C < T_C < 125^\circ C$)	Limits		Unit
		Min	Max	
t_{PLH}	PORT B 5V, PORT A 3.3V, $V_{DD1}=4.5V$ and $5.5V, V_{DD2}=3.0V$ and $3.6V$. Shown as Figure7-1.	1.0	20	ns
t_{PHL}		1.0	20	ns
t_{PZL}		1.0	18	ns
t_{PZH}		1.0	18	ns
t_{PLZ}^a		1.0	20	ns
t_{PHZ}^a		1.0	20	ns
t_{SKEW}^a		-	900	ps
t_{DSKEW}^a		-	1.5	ns
t_{PLH}		PORT B PORT A 5V, $V_{DD1}=4.5V$ and $5.5V, V_{DD2}=4.5V$ and $5.5V$. Shown as Figure7-2.	1.0	15
t_{PHL}	1.0		15	ns
t_{PZL}	1.0		12	ns
t_{PZH}	1.0		12	ns
t_{PLZ}^a	1.0		15	ns
t_{PHZ}^a	1.0		15	ns
t_{SKEW}^a	-		900	ps
t_{DSKEW}^a	-		1.5	ns
t_{PLH}	PORT B=PORT A=3.3V , $V_{DD1}=3.0V$ and $3.6V, V_{DD2}=3.0V$ and $3.6V$. Shown as Figure7-3		1.0	20
t_{PHL}		1.0	20	ns
t_{PZL}		1.0	18	ns
t_{PZH}		1.0	18	ns
t_{PLZ}^a		1.0	20	ns
t_{PHZ}^a		1.0	20	ns
t_{SKEW}^a		-	900	ps
t_{DSKEW}^a		-	1.5	ns

^a Guaranteed.




Figure 7-1 Propagation Delay and Enable Disable Times(PORTB 5V,PORTA 3.3V)




Figure 7-2 Propagation Delay and Enable Disable Times(PORT B,PORT A 5V)




Figure 7-3 Propagation Delay and Enable Disable Times(PORT B,PORT A 3.3V)

8. Package Specifications

The specifications of FP48 package are shown in figure8-1. The size is shown in table8-1.




Figure 8-1 FP48 package specifications

Table 8-1 size symbol list

Symbol	Value (unit: mm)		
	Min	Normal	Max
<i>A</i>	—	—	3.40
<i>b</i>	0.20	—	0.51
<i>c</i>	0.07	—	0.22
<i>e</i>	—	0.635	—
<i>D</i>	15.675	—	16.075
<i>E</i>	9.452	—	9.852
<i>L1</i>	1.924	—	8.024
<i>L2</i>	1.924	—	8.024
<i>H_E</i>	13.70	—	25.50
<i>Q</i>	0.13	—	0.55
<i>Z</i>	—	—	1.27


9. Appendix I Typical Application Example

The 16-bit wide B54ACS164245SRH Multipurpose transceiver is designed to perform multiple functions including: asynchronous two-way communication, Schmitt input buffering, voltage translation, cold sparing.

The B54ACS164245SRH enables system designers to interface 3.3 volt CMOS compatible components with 5 volt CMOS components. For voltage translation, the A port interfaces with the 3.3 volt bus; the B port interfaces with the 5 volt bus. The direction control (DIRx) controls the direction of data flow. The output enable ($\overline{OE}x$) overrides the direction control and disables both ports. These signals can be driven from either port A or B. The direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver.

9.1 B54ACS164245SRH drivers CMOS or TTL


The B54ACS164245SRH is standard-logic product. The output pins can be connected to CMOS or TTL devices input pins directly when under the same supply voltage, as is shown in Appendix figure 1-1.



Appendix figure 1-1 B54ACS164245SRH driver CMOS and TTL

9.2 TTL drivers B54ACS164245SRH

The B54ACS164245SRH can be connected to CMOS or TTL devices as shown in Appendix figure 1-2.




Appendix figure 1-2 TTL driver B54ACS164245SRH

If the supply voltage is 3.3V, the output voltage of TTL device $V_{OH} \geq 2.4V$, $V_{OL} \leq 0.4V$. The output pins of TTL device can be connected to B54ACS164245SRH input pins directly.

If the supply voltage is 5V, the output voltage of TTL device $V_{OH} \geq 2.4V$, $V_{OL} \leq 0.4V$. The input voltage of B54ACS164245SRH should content $V_{IH} \geq 3.5V$, $V_{IL} \leq 1.5V$. In that case, about $4.7k\Omega$ pull-up resistor can be placed between output pin of TTL device and power, as shown in Appendix figure 1-2.

9.3 Utilizing the B54ACS164245SRH as Cold-Sparing Buffer

The inputs and outputs of the B54ACS164245SRH, while no power is being supplied to the device, can be tied to an active bus while remaining in a high impedance state. With V_{DD} equal to zero volts, the B54ACS164245SRH outputs and inputs present a minimum impedance of $1M\Omega$ making it ideal for cold-sparing applications. **In order to avoid leakage current when power up or power down, the input signal should be cut off or set to be low. If the input signal is in the high state, the power could be clamped on some voltage during power-down.** The “cold spare” application is shown Appendix figure 1-3.



Appendix figure 1-3 “Cold spare” Application

10. Appendix II Notice

(1) For proper operation, connect power to all V_{DD} pins and ground all V_{SS} pins (i.e., no floating V_{DD} or V_{SS} input pins). During normal operation of the part, after power-up, ensure $V_{DD1} > V_{DD2}$.

(2) In order to avoid leakage current when power up or power down, the input signal should be cut off or set to be low. If the input signal is in the high state, the power could be clamped on some voltage during power-down.

(3) It is recommended that all unused inputs should be tied to V_{SS} through a $1K\ \Omega$ to $10K\ \Omega$ resistor.

(4) It is recommended that all outputs which in high-impedance state should be tied to V_{SS} through a $1K\ \Omega$ to $10K\ \Omega$ resistor.

Service and Support:

Address: No.2 Siyingmen N. Road. Donggaodi. Fengtai District. Beijing,
China.

Department: Department of international cooperation

Telephone: +86(0)10-68757343

Email: gjhz@mxtronics.com

Fax: +86(0)10-68757706

Zip code: 100076