Radiation-Hardened LVDS QUAD RECEIVER

Datasheet

Part Number: B54LVDSC032RH





Page of Revise Control

Version	Publish	Revised	Davisa Introduction	Note
No.	Time	Chapter	Revise Introduction	Note
1.0	20170324			
1.1	20180313		change version	



TABLE OF CONTENTS

1.	Features	I
2.	General Description	1
3.	Function Block Diagram	2
4.	Packages and Pin Function Descriptions	2
5.	Pin List	3
6.	Detailed Description	4
	6.1 Truth Table	4
	6.2 Timing Diagrams	4
	6.3 Storage Condition	5
	6.4 Absolute Maximum Ratings	5
	6.5 Recommended Operation Conditions	5
7.	Specifications	6
8.	Package Specifications	8
9.	Appendix II Typical Application Example	10
10.	Appendix I Replaced Product	11



1. Features

- >155.5 Mbps (77.7 MHz) switching rates
- +340mV differential signaling
- 5 V power supply
- Cold Spare LVDS inputs
- TTL compatible outputs
- Ultra low power CMOS technology
- 8.0ns maximum propagation delay
- 3.0ns maximum differential skew
- · Radiation-hardened design
 - Total-dose: 300 krad(Si)
 - Latchup (LET >75MeV-cm²/mg)
- Packaging options:
 - 16-lead flatpack (dual in-line)
- Compatible with IEEE 1596.3SCI LVDS
- Compatible with ANSI/TIA/EIA 644-1996 LVDS Standard

2. General Description

The B54LVDSC032RH Quad Receiver is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The B54LVDSC032RH accepts low voltage (340mV) differential input signals and translates them to 5V TTL output levels. The receiver supports a three-state function that may be used to multiplex outputs. The receiver also supports OPEN, shorted and terminated (100 Ω) input fail-safe. Receiver output will be HIGH for all fail-safe conditions.

The B54LVDSC032RH and companion quad line driver B54LVDSC031RH provides new alternatives to high power pseudo-ECL devices. All LVDS pins have Cold Spare buffers. These buffers will be high impedance when VDD is tied to VSS.



3. Function Block Diagram

B54LVDSC032RH function block diagram is shown in figure 3-1.




Figure 3-1 B54LVDSC032RH Quad Receiver Block Diagram

4. Packages and Pin Function Descriptions

The provided package is: FP16

B54LVDSC032RH pin configuration is shown in 4-1.




Figure 4-1 B26C32CERH pin configuration



Table 4-1 B26C32CERH Pin Function Descriptions

Pin No. Name		Description	
1, 7, 9, 15	R _{IN1} -, R _{IN2} -, R _{IN3} -, R _{IN4} -	Inverting receiver input pin	
2, 6, 10, 14 R _{IN1} +, R _{IN2} +, R _{IN3} +, R _{IN4} +		Non-inverting receiver input pin	
3, 5, 11, 13 R _{OUT1} , R _{OUT2} , R _{OUT3} , R _{OUT4}		Receiver output pin	
4	ENABLE	Active high enable pin	
12	\overline{EN}	Active low enable pin	
16	$V_{ m DD}$	Power supply pin	
8	V_{SS}	Ground pin	

5. Pin List

B54LVDSV032RH- pin list is shown in table 5-1.

Table 5-1 B54LVDSV032RH- pin list

Pin No	Name	Description	Pin No.	Name	Description
1	R _{IN1} -	Inverting receiver input pin	9	R _{IN3} -	Inverting receiver input pin
2	R _{IN1+}	Non-inverting receiver input pin	10	R _{IN3+}	Non-inverting receiver input pin
3	R _{OUT1} -	Receiver output pin	11	R _{OUT3}	Receiver output pin
4	EN	Active high enable pin, OR-ed with EN	12	\overline{EN}	Active low enable pin, OR-ed with EN
5	R _{OUT2}	Receiver output pin	13	R _{OUT4}	Receiver output pin
6	R _{IN2+}	Non-inverting receiver input pin	14	R _{IN4+}	Non-inverting receiver input pin
7	R _{IN2} -	Inverting receiver input pin	15	R _{IN4-}	Inverting receiver input pin
8	V_{SS}	Ground pin	16	V_{DD}	Power supply pin, +5V + 10%



6. Detailed Description

6.1 Truth Table

Table 6-1 truth table

Enab	oles	Input	Output
EN \overline{EN}		R_{IN+} - R_{IN-}	R_{OUT}
L H		X	Z
		$V_{ID} \ge 0.1V$	Н
All other com	binations of	$V_{\text{ID}} \le -0.1 \text{V}$	L
ENABLE		Full Fail-safe	
ENTER	2 inputs	OPEN/SHORT or	Н
		Terminated	

L = Low logic state

X = Irrelevant

H = High logic state

Z = TRI-STATE (high impedance)

6.2 Timing Diagrams




Figure 6-1 Receiver Propagation Delay and Transition Time Waveforms






Figure 6-2 Receiver Three-State Delay Waveform

6.3 Storage Condition

Packaged product should be stored in the ventilate warehouse with ambient temperature $15\,^{\circ}\text{C} \sim 25\,^{\circ}\text{C}$ and relative humidity less than 65%. There should be no acid, alkali or other radiant gas in the environment.

6.4 Absolute Maximum Ratings

- a) Supply voltage (V_{DD}) : -0.3 V~ +6.0V
- b) DC input voltage range (V_{in}) : $-0.3V \sim V_{DD} + 0.3V$
- c) Storage temperature (T_{stg}) : $-65^{\circ}C \sim +150^{\circ}C$
- d) Lead temperature $(T_H, 10s)$: $260^{\circ}C$
- e) Junction temperature (T_J): 150°C

6.5 Recommended Operation Conditions

- a) Supply Voltage (V_{DD}): 4.5 V~5.5 V
- b) DC input voltage, receiver inputs: 2.4V
- c) DC input voltage, logic inputs: 0 to V_{DD} for EN, EN
- d) Case operation temperature range(TA) : -55° C ~125 °C

B54LVDSC032RH



7. Specifications

All electrical characteristics are shown in table 7-1, Propagation Delay and Transition Time Waveforms are shown in Figure 7-1, Three-State Delay Waveform is shown in Figure 7-2.

Table 7-1 B26C32CERH electrical characteristics

DC ELECTRICAL CHARACTERISTICS¹

	SYM BOL	CONDITION	LIMITS		
PARAMETER		(VDD = 5.0V ±10%; -55 °C < TC < +125 °C)	MIN	MAX	UNIT
High-level input voltage	$V_{ m IH}$	(TTL)	2.0	V_{DD}	V
Low-level input voltage	$V_{ m IL}$	(TTL)	GND	0.8	V
High-level output voltage	$V_{ m OH}$	$I_{\rm OH} = -0.4 \mathrm{mA}, \ \ V_{\rm DD} = 4.5 \mathrm{V}$	4.0	_	V
Low-level output voltage	$V_{ m OL}$	$I_{\rm OL} = 2 \mathrm{mA}$, $V_{\rm DD} = 4.5 \mathrm{V}$	—	0.3	V
T 1 1		Inputs V_{IN} = 0 and 2.4, V_{DD} =5.5V	-10	10	μΑ
Logic input leakage current	$I_{ m IN}$	Enables EN/ \overline{EN} =0 and 5.5V, $V_{\rm DD}$ =5.5V	-10	10	μА
Cold Spare Leakage LVDS Inputs	I_{CS}	V_{IN} =5.5V, V_{DD} =0V	-10	10	μΑ
Differential Input High Threshold	$V_{ m TH}^{-3}$	$V_{\text{CM}} = +1.2\text{V}$		100	mV
Differential Input Low Threshold	${V_{\mathrm{TL}}}^3$	$V_{\rm CM} = +1.2 \mathrm{V}$	-100		mV
Input clamp voltage	$V_{ m CL}$	$I_{\rm CL} = -18 \ {\rm mA}$	-1.5		V
Output Short Circuit Current	I_{OS}^{3}	Enabled, $V_{ m OUT} = 0 m V$	-130	-15	mA
Output Three-State Current	I_{OZ}^{4}	Disabled, EN=0V, \overline{EN} =5V, V_{OUT} =0V or V_{DD} , V_{DD} =5.5V	-10	10	μΑ
Loaded supply current receivers enabled	I_{CC}^{4}	$EN = \overline{EN} = 0V \text{ or } V_{DD}$, IutputS Open	_	11.0	mA
Loaded supply current receivers disabled	I_{CCZ}^{4}	EN=0V, $\overline{EN} = V_{DD}$, IutputS Open		11.0	mA

Notes:

- 1. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground.
- 2. Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification.
- 3. Guaranteed by characterization.
- 4. Device tested at VCC = 5.5V only.



AC SWITCHING CHARACTERISTICS^{1, 2, 3, 4}

PARAMETER	SYMB OL	CONDITION(VDD = $5.0V \pm 10\%$, TA = -55 °C to $+125$ °C)	MIN	MAX	UNIT
Functional Test		$f = 77.7 \text{MHz}, V_{\text{DD}} = 4.5 \text{V}$			
Differential Propagation Delay High to Low	t_{PHLD}	$C_L = 20pf $ (figures 6-1 and 7-1)		8.0	ns
Differential Propagation Delay Low to High	t_{PLHD}	$C_L = 20pf $ (figures 6-1 and 7-1)		8.0	ns
Differential Skew (tPHLD - tPLHD)	t_{SKD}			3.0	ns
Channel-to-Channel Skew ¹	t_{SK1}^{4}			3.0	ns
Chip-to-Chip Skew ⁵	t_{SK2}^{4}			7.0	ns
Disable Time High to Z	t_{PHZ}^{4}	(figures 6-2 and 7-2)		20	ns
Disable Time Low to Z	t_{PLZ}^{4}	(figures 6-2 and 7-2)		20	ns
Enable Time Z to High	t_{PZH}^{4}	(figures 6-2 and 7-2)	_	20	ns
Enable Time Z to Low	t_{PZL}^{4}	(figures 6-2 and 7-2)		20	ns

Notes

- 1. Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs.
- 2. Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z0 = 50\Omega$, tr and tf (0% 100%) < 1ns for RIN and tr and tf < 6ns for EN or EN.
- 3. CL includes probe and jig capacitance.
- 4. Guaranteed by characterization.
- 5. Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.




Figure 7-1. Receiver Propagation Delay and Transition Time Test Circuit or Equivalent Circuit






Figure 7-2. Receiver Three-State Delay Test Circuit or Equivalent Circuit

8. Package Specifications

B54LVDSC032RH adopt 16-Lead Ceramic Quad Flat package, as in Figure 8-1 and the size is listed in Table 8-1.




Figure.8-1. 16-pin Ceramic Flatpack



Table 8-1 Flat Package Size

Symbol		Value (unit: mm)	
Symbol	Min	Normal	Max
A	1.60		2.50
В	8.94		9.69
b	0.25		0.54
С	0.07		0.20
D	6.55		7.25
e		1.27	
Не	18.76	19.41	20.06
Q	0.13		0.90
L1	5.75		6.75
L2	5.75		6.75
Z	_		1.27
D1	_	7.366	
E1	_	6.223	
h	0.22		0.28



9. Appendix II Typical Application Example

The B54LVDSC032RH receiver's intended use is primarily in an uncomplicated point-to-point configuration as is shown in Figure 9-1. This configuration provides a clean signaling environment for quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic impedance of the media is in the range of 100Ω . A termination resistor of 100Ω should be selected to match the media and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into voltages that are detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities, as well as ground shifting, noise margin limits, and total termination loading must be taken into account.




Figure 9-1. Point-to-Point Application

The B54LVDSC032RH differential line receiver is capable of detecting signals as low as 100mV, over a $\pm 1\text{V}$ common-mode range centered around $\pm 1.2\text{V}$. This is related to the driver offset voltage which is typically $\pm 1.2\text{V}$. The driven signal is centered around this voltage and may shift $\pm 1\text{V}$ around this center point. The $\pm 1\text{V}$ shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise or a combination of the two. Both receiver input pins should honor their specified operating input voltage range of 0V to $\pm 2.4\text{V}$ (measured from each pin to ground).

The B54LVDSC032RH receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to TTL logic levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal. The receiver's internal fail-safe circuitry is designed to source/sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated or shorted receiver inputs.

1. Open Input Pins. The B54LVDSC032RH is a quad receiver device, and if an application requires only 1, 2 or 3 receivers, the unused channel(s) inputs should be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is

B54LVDSC032RH



biased by internal high value pull up and pull down resistors to set the output to a HIGH state. This internal circuitry will guarantee a HIGH, stable output state for open inputs.

- 2. Terminated Input. If the driver is disconnected (cable unplugged), or if the driver is in a three-state or poweroff condition, the receiver output will again be in a HIGH state, even with the end of cable 100Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect should be used. Twisted pair cable offers better balance than flat ribbon cable.
- **3. Shorted Inputs.** If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0V differential input voltage, the receiver output remains in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (VSS to 2.4V). It is only supported with inputs shorted and no external common-mode voltage applied.

10. Appendix I Replaced Product

Appendix table 1-1

Device Type	Substituted Device Type		
B54LVDSC032RH	UT54LVDSC032		



Service and Support:

Address: No.2 Siyingmen N. Road. Donggaodi. Fengtai District.Beijing.China.

Department: Department of international cooperation

Telephone: +86(0)10-67968115-6751

Email: gjhz@mxtronics.com Fax: +86(0)10-68757706

Zip code: 100076