

### Features


- Supports GFSK (BT=0.5) modulation with 1Mbps data rate, compliant with BLE standard
- Operating frequency: 2402/2426/2480MHz
- Operating voltage range: 1.9V~3.6V
- Programmable TX power: -10/-5/0/+5/+7dBm (Max. +7dBm)
- RX sensitivity: -93dBm
- Low current consumption
  - ♦ Low deep sleep current: 0.35µA
  - ♦ TX current consumption: 22mA @ 5dBm TX power
  - ♦ TX current consumption: 13.5mA @ -5dBm TX power
  - ♦ RX current consumption: 18.5mA
- Supports 32MHz crystal
- FCC/ETSI compliant
- Single-pin antenna interface
- Package type: 10-pin SOP-EP

### General Description


Bluetooth Beacon adopts BLE advertising feature to support new applications such as indoor navigation, healthcare, BLE advertising, sensing, security, remote control, light control, etc. The advertised packets are placed in the Channel 37, 38 and 39 to avoid the interference from WiFi channels at ISM band. The BC7262 is aimed for the Beacon device for various proximity aware applications.

The BC7262 is a low-cost 2.4GHz BLE Beacon transceiver. With an external 32MHz crystal (XO), an MCU and a few ceramic capacitors, it can implement a complete Beacon device. The output power level can be programmed from -10dBm to +7dBm for various applications. 18.5mA RX current consumption and maximum of +7dBm with 27mA TX current consumption can be achieved even for a small-size 10-pin SOP-EP package.

### Block Diagram



### Pin Assignment



## Pin Description

Pin No.	Pin Name	Type	Pin Description
1	GIO2	DI/DO	General purpose pin
2	AVDD1	PWR	RF analog positive power supply
3	ANT	AI/AO	RF pin, connected to a matching circuit
4	AVDD2	PWR	RF analog positive power supply
5	XO	AO	Crystal output
6	XI	AI	Crystal input
7	DVDD	PWR	RF digital positive power supply
8	CLDO	PWR	LDO output, connected to a bypass capacitor
9	SCL	DI	I <sup>2</sup> C clock input
10	SDA	DI/DO	I <sup>2</sup> C data
	VSS/EP <sup>(Note)</sup>	PWR	Exposed pad, must be connected to ground

Legend: DI: Digital Input;                      DI/DO: Digital Input/Output;                      AI: Analog Input;  
                     AO: Analog Output;                      PWR: Power

Note: 1. The VSS/EP pin is located at the exposed pad.

2. The backside plate of EP shall be well soldered to ground on PCB, otherwise it will downgrade RF performance.

## Absolute Maximum Ratings

Supply Voltage .....	V <sub>SS</sub> -0.3V to V <sub>SS</sub> +3.6V
Voltage on I/O Ports .....	V <sub>SS</sub> -0.3V to V <sub>DD</sub> +0.3V
Storage Temperature .....	-60°C to 150°C
Operating Temperature .....	-40°C to 85°C
ESD HBM .....	≥±2kV

The device is ESD sensitive. HBM (Human Body Mode) is based on MIL-STD-883.

Note: These are stress ratings only. Stresses exceeding the range specified under “Absolute Maximum Ratings” may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## D.C. Characteristics

T<sub>a</sub>=25°C, V<sub>DD</sub>=3.3V, GFSK modulation with matching circuit, unless otherwise specified

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
T <sub>OP</sub>	Operating Temperature	—	-40	—	85	°C
V <sub>DD</sub>	Supply Voltage	—	1.9	3.3	3.6	V
<b>Digital I/Os</b>						
V <sub>IH</sub>	High Level Input Voltage	—	0.7×V <sub>DD</sub>	—	V <sub>DD</sub>	V
V <sub>IL</sub>	Low Level Input Voltage	—	0	—	0.3×V <sub>DD</sub>	V
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> =-5mA	0.8×V <sub>DD</sub>	—	V <sub>DD</sub>	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> =5mA	0	—	0.2×V <sub>DD</sub>	V
<b>Current Consumption</b>						
I <sub>DeepSleep</sub>	Deep Sleep Mode Current	—	—	0.35	1.00	μA
I <sub>LightSleep</sub>	Light Sleep Mode Current	X'tal on	—	1	—	mA

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I <sub>TX</sub>	TX Mode Current	RF output power = -10dBm	—	11.5	—	mA
		RF output power = -5dBm	—	13.5	—	
		RF output power = 0dBm	—	17	—	
		RF output power = 5dBm	—	22	—	
		RF output power = 7dBm	—	27	—	
I <sub>RX</sub>	RX Mode Current	RX mode	—	18.5	—	mA

## A.C. Characteristics

### RF Characteristics

T<sub>a</sub>=25°C, V<sub>DD</sub>=3.3V, GFSK modulation with matching circuit, unless otherwise specified

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
<b>RF Characteristics</b>						
f <sub>RF</sub>	RF Operating Frequency	CH37	—	2402	—	MHz
		CH38	—	2426	—	
		CH39	—	2480	—	
DR	Data Rate	GFSK modulation	—	1	—	Mbps
<b>Transmitter Characteristics</b>						
P <sub>OUT</sub>	TX Output Power	—	-10	—	7	dBm
S.E. <sub>TX</sub>	TX Spurious Emission	f < 1GHz	—	—	-36	dBm
		47MHz < f < 74MHz	—	—	-54	
		87.5MHz < f < 118MHz				
		174MHz < f < 230MHz				
		470MHz < f < 862MHz	—	—	-30	
		2 <sup>nd</sup> , 3 <sup>rd</sup> Harmonic	—	—	-47	
		1.8GHz~1.9GHz	—	—	-47	
5.15GHz~5.3GHz	—	—	-47			
<b>Receiver Characteristics</b>						
P <sub>Sens</sub>	RX Sensitivity @ BER=0.1%	F <sub>DEV</sub> =250kHz	—	-93	—	dBm
P <sub>IN,max</sub>	Maximum Input Power	@BER < 0.1%	—	—	10	dBm
IR	Image Rejection	—	—	30	—	dB
S.E. <sub>RX</sub>	Receiver Spurious	25MHz~1GHz	—	—	-57	dBm
		f > 1GHz	—	—	-47	
	RSSI Range	AGC on	-100	—	-20	dBm
<b>LO Characteristics</b>						
f <sub>LO</sub>	RF Frequency Coverage Range	—	2400	—	2520	MHz
PN <sub>LO</sub>	Phase Noise	@100kHz offset	—	-81	—	dBc/ Hz
		@1MHz offset	—	-104	—	
<b>Impedance</b>						
	Rx Input Impedance	2402MHz	69.3-j33.6		Ω	
		2426MHz	67.4-j35.0			
		2480MHz	60.8-j34.3			
<b>Crystal (X'tal) Oscillator</b>						
f <sub>XTAL</sub>	X'tal Frequency	—	—	32	—	MHz
ESR	X'tal Equivalent Series Resistance	—	—	—	100	Ω
C <sub>LOAD</sub>	X'tal Capacitor Load	—	12	—	16	pF
TOL	X'tal Tolerance	—	-20	—	+20	ppm
t <sub>SU</sub>	X'tal Startup Time	49US with a 12pF C <sub>LOAD</sub>	—	—	1	ms
		3225 SMD with a 12pF C <sub>LOAD</sub>	—	3	—	

**I<sup>2</sup>C Characteristics**


Ta=25°C

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
f <sub>SCL</sub>	Serial Clock Frequency	—	—	—	1	MHz
t <sub>BUF</sub>	Bus Free Time between Stop and Start Condition	SCL=1MHz	250	—	—	ns
t <sub>LOW</sub>	SCL Low Time	SCL=1MHz	500	—	—	ns
t <sub>HIGH</sub>	SCL High Time	SCL=1MHz	500	—	—	ns
t <sub>SU(DAT)</sub>	Setup Time SDA → SCL	SCL=1MHz	100	—	—	ns
t <sub>SU(STA)</sub>	Start Condition Setup Time	SCL=1MHz	250	—	—	ns
t <sub>SU(STO)</sub>	Stop Condition Setup Time	SCL=1MHz	250	—	—	ns
t <sub>H(DAT)</sub>	Hold Time SDA → SCL	SCL=1MHz	100	—	—	ns
t <sub>H(STA)</sub>	Start Condition Hold Time	SCL=1MHz	250	—	—	ns
t <sub>r(SCL)</sub>	Rise Time of SCL Signal	SCL=1MHz	—	—	100	ns
t <sub>f(SCL)</sub>	Fall Time of SCL Signal	SCL=1MHz	—	—	100	ns
t <sub>r(SDA)</sub>	Rise Time of SDA Signal	SCL=1MHz	—	—	100	ns
t <sub>f(SDA)</sub>	Fall Time of SDA Signal	SCL=1MHz	—	—	100	ns

**Power-on Reset Electrical Characteristics**

Ta=25°C


Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	—	—	—	—	100	mV
RR <sub>POR</sub>	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	—	—	0.035	—	—	V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset	—	—	1	—	—	ms



## Functional Description

### State Machine

The device provides six operating modes, Power Off mode, Deep Sleep mode, Light Sleep mode, Standby mode, TX mode and RX mode. An external MCU can set RF parameters, transmit data, receive data and wake up the RF chip via the I<sup>2</sup>C interface.



Note: 1. Deep Sleep mode: X'tal off.


Light Sleep mode: X'tal on, RF frequency synthesizer off.

Standby mode: X'tal on, RF frequency synthesizer on, RF PA off.

TX mode: X'tal on, RF frequency synthesizer on, RF PA on.


RX mode: X'tal on, RF frequency synthesizer on, RF LNA on.

- In the Light Sleep mode, if the SDA and SCL pin states both keep unchanged for 10ms, the device state will change to the Deep Sleep mode. If the SDA or SCL pin state has been toggled and then keeps unchanged, the timer will reset and recount until the 10ms time is up and then enter the Deep Sleep mode.
- The device will be woken up from the Deep Sleep mode if a falling edge is detected on the SCL pin and the low pulse width should be maintained at least 1ms to return to Light Sleep state. After this, the master MCU can control the device based on the I<sup>2</sup>C format.



- Each frame will be sent consecutively until the frame counter (PKT\_AUTORS) is finished then enter the Light Sleep mode.


**Packet Format**



**Packet Event Timing**


**Scannable Undirected Event Type**

The time between the beginning of two consecutive ADV\_SCAN\_IND PDUs within an advertising event should be less than or equal to 10ms. The advertising event shall be closed within the advertising interval. The structure of an advertising event in which no SCAN\_REQ PDU is received as shown below.




**Scannable Event with only Advertising PDUs**

The Inter Frame Space is known as “T\_IFS” and the time should be 150μs. Two examples advertising events are as shown below, a SCAN\_REQ PDU is received and a SCAN\_RSP PDU is sent. For the case, all the advertising channels are used.




**Scannable Event with SCAN\_REQ and SCAN\_RSP PDUs in the Middle of Event**




**Scannable Event with SCAN\_REQ and SCAN\_RSP PDUs at the End of Event**

**Beacon Link Layer Protocol**


There are some cases about Beacon link layer protocol for Holtek RF design are introduced as shown in following figures.



**L2RSP\_EN=0, only TX or RX**




**L2RSP\_EN=0, Wake on TX (WOT)**




- (1) TRXIS\_PRD and RTXIS\_PRD ≤ 150µs
- (2) Next TX generation condition:
  - A. Received packet CRC pass
  - B. If WLA\_FEN = 1, and check white list address match
- (3) RX time-out or CRC fail or white list address match fail

**L2RSP\_EN=1, TRT Transmitter**




(1) Generate IRQ to MCU when the whole WOT sessions are completed

**L2RSP\_EN=1, TRT Transmitter (WOT)**




- (1) No support wake on RX(WOR)
- (2) RX continuous: PDU type check fail or CRC fail or white list address match fail
- (3) RX complete:
  - A. Received packet CRC pass
  - B. If WLA\_FEN = 1, and check white list address match
  - C. If RXPLHT\_FEN = 1, PDU type ADV\_DIRECT\_IND or ADV\_NONCONN\_IND or ADV\_SCAN\_IND or ADV\_IND check OK
  - D. Generate IRQ to MCU

**L2RSP\_EN=0, Continuous RX**




- (1) RX complete:
  - A. Received packet CRC pass
  - B. If WLA\_FEN = 1, and check white list address match
  - C. PDU type ADV\_DIRECT\_IND or ADV\_NONCONN\_IND check ok
  - D. Generate IRQ to MCU

**L2RSP\_EN=1, Continuous RX**




- (1) RX continuous: PDU type check fail or CRC fail or white list address match fail
- (2) Next TX generation condition:
  - A. Received packet CRC pass
  - B. If WLA\_FEN = 1, and check white list address match
  - C. PDU type ADV\_SCAN\_IND or ADV\_IND check OK
- (3) RX complete:
  - A. Generate IRQ to MCU and no matter RX ok or fail or time-out

**L2RSP\_EN=1, RTR Receiver**



Advertising Interval = Advertising Event Period + Random



**PKT\_APRD[4:0]:** Packet format auto-resend delay, 250µs (Min.) ~ 8ms (Max.)

**PKT\_AUTORS[7:0]:** Packet event auto-resend times

- 0: No resend (auto-resend disabled)
- 1: Resend 1 time
- 2: Resend 2 times
- :
- 254: Resend 254 times
- 255: Always resend periodically until the MCU forcibly turns off the TX transmitter

**PKT\_PERIODS[9:0]:** Advertising event period

Period=10ms×(1+PKT\_PERIODS[9:0])

00-0000-0000: 10ms

00-0000-0001: 20ms

...

11-1111-1111: 10240ms (10.24s)

**HOP\_FNO[2:0]**: Hopping frequency number

Bit0/Bit1/Bit2 indicates the enable bit for CH37/CH38/CH39 respectively.

It is not recommended to set these bits to “000”. Ensure that there is at least one channel enabled.

For example:

- 001: CH37 enabled, CH38/CH39 disabled; each advertising event only includes CH37
- 110: CH38/CH39 enabled, CH37 disabled; each advertising event only includes CH38 and CH39
- 101: CH37/CH39 enabled, CH38 disabled; each advertising event only includes CH37 and CH39
- 111: CH37/CH38/CH39 enabled; each advertising event includes CH37, CH38 and CH39

## I<sup>2</sup>C Serial Programming

The device supports the I<sup>2</sup>C format for byte write, page write, byte read and page read formats. Regarding the page write/read, register address will not automatically increase for the FIFO port (address: 10h) when continuously writing/reading data to/from the FIFO.

Byte Write



Page Write



Byte Read




Page Read



**Bus Direction:**  : Host to device;  : Device to host

**Symbol Definitions:** S: Start; RS: Repeated Start; P: Stop;  
 DADDR[6:0]: Device Address, 72h;  
 R/W: Read/Write select; R: Read(1); W: Write(0);  
 RADDR[7:0]: register address;  
 A: ACK(0); NA: NAK(1)



**Configuration Registers**

Addr.	Bit								
	7	6	5	4	3	2	1	0	
00h	PWRON	—							
03h	PDUDATA[7:0]								
04h	RSTPDUFF	—							
05h	WHTSDS	WHTSD[6:0]							
06h	PKT_AUTORS[7:0]								
07h	APRD_PDTH[1:0]	RNDDLY_EN	PKT_APRD[4:0]						
08h	PKT_PERIODS[7:0]								
09h	—						PKT_PERIODS[9:8]		
0Bh	L2RSP_EN	—	L2RX_START	L2TX_START	—	HOP_FNO[2:0]			
0Ch	CALF	—							CAL_EN
35h	LIRCCAL_EN	—							LIRC_EN
39h	ACCESS_ADDR[7:0]								
3Ah	ACCESS_ADDR[15:8]								
3Bh	ACCESS_ADDR[23:16]								
3Ch	ACCESS_ADDR[31:24]								
3Dh	—						L2RXTO_EN	—	
3Eh	—				L2RXTO_PRD[3:0]				
3Fh	—		PMLN	WHT_EN	PLTEN	PDUD_RS	FIFO_SEL	BKMODE	
40h	PLH1_RXA	PLH1_TXA	—		PLH1_TYPE[3:0]				
41h	—		PLH1_LEN[5:0]						
42h	PLH2_RXA	PLH2_TXA	—		PLH2_TYPE[3:0]				
43h	—		PLH2_LEN[5:0]						
44h	DEVADDR[7:0]								
45h	DEVADDR[15:8]								
46h	DEVADDR[23:16]								

Addr.	Bit								
	7	6	5	4	3	2	1	0	
47h	DEVADDR[31:24]								
48h	DEVADDR[39:32]								
49h	DEVADDR[47:40]								
4Ah	L2RXTO_F	L2RXREQ_F	—				IRQ_L2RX	IRQ_L2TX	
4Bh	WLADDR[7:0]								
4Ch	WLADDR[15:8]								
4Dh	WLADDR[23:16]								
4Eh	WLADDR[31:24]								
4Fh	WLADDR[39:32]								
50h	WLADDR[47:40]								
51h	RXPLHT_FEN	RXADVSI_EN	WLA_FEN	—		RXADVNI_EN	RXADVDI_EN	RXADVI_EN	
52h	TRXIS_PRD[7:0]								
53h	RTXIS_PRD[7:0]								
54h	—							WLTXA	
61h	—	GIO2S[2:0]			—				
62h	—	SDAPU	SCLPU	—			GIO2PU	—	
70h	—							RST_RF	
72h	—							VCOCAL_EN	
7Fh	RSSI[7:0]								

Note that for the addresses which are not listed in this table, it is suggested not to change their initial values.

The recommended values registers are listed below:

Addr.	Value	Addr.	Value
02h	F0h	25h	F2h
0Fh	E4h	26h	4Bh
10h	00	27h	7Fh
11h	70h	28h	C7h
14h	47h	29h	B0h
18h	01h	2Ah	18h
19h	1Eh	2Bh	4Ch
1Ah	AAh	2Ch	02h
1Bh	6Eh	35h	80h
1Eh	84h	36h	36h
22h	2Fh	55h	61h
23h	03h	60h	8Fh
24h	10h	72h	01h

Output power setting:

Addr.	7dBm	5dBm	2dBm	0dBm	-5dBm	-10dBm
31h	7Eh	7Dh	6Ch	F7h	CEh	CCh
32h	FAh	F9h	F8h	F3h	F8h	E8h

Addr.	Bit	7	6	5	4	3	2	1	0
00h	Name	PWRON	—	—	—	—	—	—	—
	R/W	R/W	—	—	—	—	—	—	—
	POR	1	0	1	0	0	0	0	0

Bit 7~0 **PWRON**: Power-on flag  
It is reset to 1 when power on, recommend set to 0.

Bit 6~0 Reserved bits, cannot be changed

Addr.	Bit	7	6	5	4	3	2	1	0
03h	Name	PDUDATA[7:0]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **PDUDATA[7:0]**: PDU data FIFO read and write port

Addr.	Bit	7	6	5	4	3	2	1	0
04h	Name	RSTPDUFF	—	—	—	—	—	—	—
	R/W	R/W	—	—	—	—	—	—	—
	POR	0	0	0	0	0	0	0	0

Bit 7 **RSTPDUFF**: Reset PDU data FIFO, automatically cleared after completion

Bit 6~0 Reserved bits, cannot be changed

Addr.	Bit	7	6	5	4	3	2	1	0
05h	Name	WHTSDS	WHTSD[6:0]						
	R/W	R/W	R/W						
	POR	0	1	1	1	0	1	1	1

Bit 7 **WHTSDS**: Whitening seed selection  
0: From channel number  
1: From the WHTSD[6:0] bits  
Whitening: polynomial  $g(X)=X^7+X^4+1$

Bit 6~0 **WHTSD[6:0]**: Whitening seed  
The WHTSD[4:0] bits are also acting as the random delay seed.

Addr.	Bit	7	6	5	4	3	2	1	0
06h	Name	PKT_AUTORS[7:0]							
	R/W	R/W							
	POR	1	1	1	1	1	1	1	1

Bit 7~0 **PKT\_AUTORS[7:0]**: Packet event auto-resend times  
00h: No resend, auto-resend disabled  
01h: Resend 1 time  
02h: Resend 2 times  
...  
Fh: Always resend until L2TX\_START=0

Addr.	Bit	7	6	5	4	3	2	1	0
07h	Name	APRD_PDTH[1:0]		RNDDLY_EN	PKT_APRD[4:0]				
	R/W	R/W		R/W	R/W				
	POR	0	0	1	1	0	1	1	1

Bit 7~6 **APRD\_PDTH[1:0]**: Auto power down threshold

00: 1ms

01: 1.5ms

10: 2ms

11: 3ms

These bits define the time threshold that the device should automatically power down, i.e. enter the Deep Sleep mode. The device will not enter the Deep Sleep mode if the automatic retransmission interval defined by PKT\_APRD[4:0] is less than the automatic power down threshold defined by APRD\_PDTH[1:0].

Bit 5 **RNDDLY\_EN**: Enable random delay (250~8000μs) per advertising event period

0: Disable

1: Enable

Bit 4~0 **PKT\_APRD[4:0]**: Packet format auto-resend delay

00000: 250μs

00001: 500μs

00010: 750μs

...

11111: 8000μs (8ms)

Addr.	Bit	7	6	5	4	3	2	1	0
08h	Name	PKT_PERIODS[7:0]							
	R/W	R/W							
	POR	0	1	1	0	0	0	1	1

Bit 7~0 **PKT\_PERIODS[7:0]**: Advertising event transmit period low byte

Addr.	Bit	7	6	5	4	3	2	1	0
09h	Name	—	—	—	—	—	—	PKT_PERIODS[9:8]	
	R/W	—	—	—	—	—	—	R/W	
	POR	0	0	0	0	0	0	0	0

Bit 7~2 Reserved bits, cannot be changed

Bit 1~0 **PKT\_PERIODS[9:8]**: Advertising event transmit period high byte

Period=10ms×(1+PKT\_PERIODS[9:0]); range: 10ms (000h) ~ 10240ms (3FFh)

Addr.	Bit	7	6	5	4	3	2	1	0
0Bh	Name	L2RSP_EN	—	L2RX_START	L2TX_START	—	HOP_FNO[2:0]		
	R/W	R/W	—	R/W	R/W	—	R/W		
	POR	0	0	0	0	0	1	1	1

Bit 7 **L2RSP\_EN**: RF layer 2 responds enable

0: Disable

1: Enable

Bit 6 Reserved bit, cannot be changed

Bit 5 **L2RX\_START**: RF layer 2 reception start control

0: RF layer 2 reception stops

1: RF layer 2 reception starts

This bit will be cleared to zero by hardware when the reception is completed.

Bit 4 **L2TX\_START**: RF layer 2 transmission start control

0: RF layer 2 transmission stops

1: RF layer 2 transmission starts

This bit will be cleared to zero by hardware when the transmission is completed.

Bit 3 Reserved bit, cannot be changed

Bit 2~0 **HOP\_FNO[2:0]**: Hopping frequency number

HOP\_FNO[0]: Enable channel 37 (2402MHz)

HOP\_FNO[1]: Enable channel 38 (2426MHz)

HOP\_FNO[2]: Enable channel 39 (2480MHz)

It is not recommended to set these bits to “000”. Ensure that there is at least one channel enabled. Do not set the L2TX\_START/L2RX\_START bit high when the HOP\_FNO[2:0] bits are “000”. The L2TX\_START bit and L2RX\_START bit cannot be set high in the same time.

Addr.	Bit	7	6	5	4	3	2	1	0
0Ch	Name	CALF	—	—	—	—	—	—	CAL_EN
	R/W	R	—	—	—	—	—	—	R/W
	POR	0	0	1	1	0	1	0	0

Bit 7 **CALF**: RF Calibration Ready flag

0: Ready

1: Not ready

Bit 6~1 Reserved bits, cannot be changed

Bit 0 **CAL\_EN**: RF Calibration enable

0: Disable

1: Enable

Addr.	Bit	7	6	5	4	3	2	1	0
35h	Name	LIRCCAL_EN	—	—	—	—	—	—	LIRC_EN
	R/W	R/W	—	—	—	—	—	—	R/W
	POR	0	1	0	1	0	1	1	0

Bit 7 **LIRCCAL\_EN**: LIRC calibration enable

Automatically clear after complete.

Bit 6~1 Reserved bits, cannot be changed

Bit 0 **LIRC\_EN**: LIRC enable

0: Disable

1: Enable

Addr.	Bit	7	6	5	4	3	2	1	0
39h	Name	ACCESS_ADDR[7:0]							
	R/W	R/W							
	POR	1	1	0	1	0	1	1	0

Bit 7~0 **ACCESS\_ADDR[7:0]**: BLE access address bit 7 ~ bit 0

Addr.	Bit	7	6	5	4	3	2	1	0
3Ah	Name	ACCESS_ADDR[15:8]							
	R/W	R/W							
	POR	1	0	1	1	1	1	1	0

Bit 7~0 **ACCESS\_ADDR[15:8]**: BLE access address bit 15 ~ bit 8

Addr.	Bit	7	6	5	4	3	2	1	0
3Bh	Name	ACCESS_ADDR[23:16]							
	R/W	R/W							
	POR	1	0	0	0	1	0	0	1

Bit 7~0 **ACCESS\_ADDR[23:16]**: BLE access address bit 23 ~ bit 16

Addr.	Bit	7	6	5	4	3	2	1	0
3Ch	Name	ACCESS_ADDR[31:24]							
	R/W	R/W							
	POR	1	0	0	0	1	1	1	0

Bit 7~0 **ACCESS\_ADDR[31:24]**: BLE access address bit 31 ~ bit 24

Addr.	Bit	7	6	5	4	3	2	1	0
3Dh	Name	—	—	—	—	—	—	L2RXTO_EN	—
	R/W	—	—	—	—	—	—	R/W	—
	POR	0	0	0	0	0	0	1	0

Bit 7~2 Reserved bits, cannot be changed

Bit 1 **L2RXTO\_EN**: Layer 2 RX time-out control

0: Disable

1: Enable

Bit 0 Reserved bit, cannot be changed

Addr.	Bit	7	6	5	4	3	2	1	0
3Eh	Name	—	—	—	—	L2RXTO_PRD[3:0]			
	R/W	—	—	—	—	R/W			
	POR	0	0	0	0	0	0	1	1

Bit 7~4 Reserved bits, cannot be changed

Bit 3~0 **L2RXTO\_PRD[3:0]**: Layer 2 continuous RX time-out period  
 Period=250 $\mu$ s $\times$ (1+L2RXTO\_PRD[3:0]).

Addr.	Bit	7	6	5	4	3	2	1	0
3Fh	Name	—	—	PMLEN	WHT_EN	PLTEN	PDUD_RS	FIFO_SEL	BKMODE
	R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
	POR	0	0	0	1	0	0	0	0

Bit 7~6 Reserved bits, cannot be changed

Bit 5 **PMLEN**: Preamble length selection  
 0: 1 byte  
 1: 2 bytes

Bit 4 **WHT\_EN**: Whitening enable control  
 0: Disable  
 1: Enable

Bit 3 **PLTEN**: Payload test enable  
 0: Disable  
 1: Enable

All data are from FIFO and bypass all the packet format setting. The PDU length is defined by the PLH1\_LEN[5:0] bits.

Bit 2 **PDUD\_RS**: PDU data read selection  
 0: Read register data  
 1: Read receiver data

Bit 1 **FIFO\_SEL**: I<sup>2</sup>C FIFO R/W selection  
 0: FIFO0  
 1: FIFO1

Bit 0 **BKMODE**: Beacon mode selection  
 0: Broadcaster mode  
 1: Scanner mode

Addr.	Bit	7	6	5	4	3	2	1	0
40h	Name	PLH1_RXA	PLH1_TXA	—	—	PLH1_TYPE[3:0]			
	R/W	R/W	R/W	—	—	R/W			
	POR	0	0	0	0	0	1	1	0

Bit 7 **PLH1\_RXA**: Payload header RX address (RxADD)

Bit 6 **PLH1\_TXA**: Payload header TX address (TxADD)

Bit 5~4 Reserved bits, cannot be changed

Bit 3~0 **PLH1\_TYPE[3:0]**: Payload header type (PDU Type)

When the PDUD\_RS=1, PDU read the data from the receiver.

PLH1\_TYPE[3:0]=PLH1\_RCV[3:0]

PLH1\_TXA=PLH1\_TXA\_RCV

PLH1\_RXA=PLH1\_RXA\_RCV

Note: Layer 2 TX (work in the PDU type)=ADV\_NONCONN\_IND (PLH1\_TYPE=0x2), clear the L2RSP\_EN to 0.

Addr.	Bit	7	6	5	4	3	2	1	0
41h	Name	—	—	PLH1_LEN[5:0]					
	R/W	—	—	R/W					
	POR	0	0	1	0	0	1	0	1

Bit 7~6 Reserved bits, cannot be changed

Bit 5~0 **PLH1\_LEN**: Payload header length

When the PDUD\_RS=1, PDU read the data from the receiver. PLH1\_LEN[5:0]=PLH1\_LEN\_RCV[5:0].

Addr.	Bit	7	6	5	4	3	2	1	0
42h	Name	PLH2_RXA	PLH2_TXA	—	—	PLH2_TYPE[3:0]			
	R/W	R/W	R/W	—	—	R/W			
	POR	0	0	0	0	0	1	0	0

Bit 7 **PLH2\_RXA**: Payload header RX address (RxADD) for phase

Bit 6 **PLH2\_TXA**: Payload header TX address (TxADD) for phase

Bit 5~4 Reserved bits, cannot be changed

Bit 3~0 **PLH2\_TYPE[3:0]**: Payload header type (PDU Type) for phase

When the PDUD\_RS=1, PDU read the data from the receiver.

PLH2\_TYPE[3:0]=PLH2\_RCV[3:0]

PLH2\_TXA=PLH2\_TXA\_RCV

PLH2\_RXA=PLH2\_RXA\_RCV

Addr.	Bit	7	6	5	4	3	2	1	0
43h	Name	—	—	PLH2_LEN[5:0]					
	R/W	—	—	R/W					
	POR	0	0	1	0	0	1	0	1

Bit 7~6 Reserved bits, cannot be changed

Bit 5~0 **PLH2\_LEN**: Payload header length for phase

When the PDUD\_RS=1, PDU read the data from the receiver. PLH2\_LEN[5:0]=PLH2\_LEN\_RCV[5:0].

Addr.	Bit	7	6	5	4	3	2	1	0
44h	Name	DEVADDR[7:0]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **DEVADDR[7:0]**: Device address bit 7 ~ bit 0

Addr.	Bit	7	6	5	4	3	2	1	0
45h	Name	DEVADDR[15:8]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **DEVADDR[15:8]**: Device address bit 15 ~ bit 8

Addr.	Bit	7	6	5	4	3	2	1	0
46h	Name	DEVADDR[23:16]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **DEVADDR[23:16]**: Device address bit 23 ~ bit 16

Addr.	Bit	7	6	5	4	3	2	1	0
47h	Name	DEVADDR[31:24]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **DEVADDR[31:24]**: Device address bit 31 ~ bit 24

Addr.	Bit	7	6	5	4	3	2	1	0
48h	Name	DEVADDR[39:32]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **DEVADDR[39:32]**: Device address bit 39 ~ bit 32

Addr.	Bit	7	6	5	4	3	2	1	0
49h	Name	DEVADDR[47:40]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **DEVADDR[47:40]**: Device address bit 47 ~ bit 40

When the PDUD\_RS bit is high, DEVADDR[47:0]=DEVADDR\_RCV[47:0].

Addr.	Bit	7	6	5	4	3	2	1	0
4Ah	Name	L2RXTO_F	L2RXREQ_F	—	—	—	—	IRQ_L2RX	IRQ_L2TX
	R/W	R/W	R/W	—	—	—	—	R/W	R/W
	POR	0	0	0	0	0	0	0	0

Bit 7 **L2RXTO\_F**: The second RX time-out flag when layer 2 RX is completed. It will be cleared when the next Layer 2 RX starts

Bit 6 **L2RXREQ\_F**: The received SCAN\_REQ flag when layer 2 RX complete. It will be cleared when the next Layer 2 TX starts

Bit 5~2 Reserved bits, cannot be changed

Bit 1 **IRQ\_L2RX**: Layer 2 RX complete IRQ. When user read the IRQ, write 1 to clear the IRQ

Bit 0 **IRQ\_L2TX**: Layer 2 TX complete IRQ. When user read the IRQ, write 1 to clear the IRQ

Addr.	Bit	7	6	5	4	3	2	1	0
4Bh	Name	WLADDR[7:0]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **WLADDR[7:0]**: White list device address bit 7 ~ bit 0

Addr.	Bit	7	6	5	4	3	2	1	0
4Ch	Name	WLADDR[15:8]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **WLADDR[15:8]**: White list device address bit 15 ~ bit 8

Addr.	Bit	7	6	5	4	3	2	1	0
4Dh	Name	WLADDR[23:16]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **WLADDR[23:16]**: White list device address bit 23 ~ bit 16

Addr.	Bit	7	6	5	4	3	2	1	0
4Eh	Name	WLADDR[31:24]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **WLADDR[31:24]**: White list device address bit 31 ~ bit 24

Addr.	Bit	7	6	5	4	3	2	1	0
4Fh	Name	WLADDR[39:32]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **WLADDR[39:32]**: White list device address bit 39 ~ bit 32

Addr.	Bit	7	6	5	4	3	2	1	0
50h	Name	WLADDR[47:40]							
	R/W	R/W							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **WLADDR[47:40]**: White list device address bit 47 ~ bit 40

Addr.	Bit	7	6	5	4	3	2	1	0
51h	Name	RXPLHT_FEN	RXADVSI_EN	WLA_FEN	—	—	RXADVNI_EN	RXADVDI_EN	RXADVI_EN
	R/W	R/W	R/W	R/W	—	—	R/W	R/W	R/W
	POR	1	1	0	0	0	1	0	1

- Bit 7 **RXPLHT\_FEN**: Payload header type filtering  
 0: Receive all PDU type  
 1: Receive ADV\_DIRECT\_IND, ADV\_NONCONN\_IND, ADV\_SCAN\_IND and ADV\_IND type only
- Bit 6 **RXADVSI\_EN**: Enable “ADV\_SCAN\_IND” PDU type only
- Bit 5 **WLA\_FEN**: Enable receiving white list device address filtering
- Bit 4~3 Reserved bits, cannot be changed
- Bit 2 **RXADVNI\_EN**: Enable “ADV\_NONCONN\_IND” PDU type only
- Bit 1 **RXADVDI\_EN**: Enable “ADV\_DIRECT\_IND” PDU type only
- Bit 0 **RXADVI\_EN**: Enable “ADV\_IND” PDU type only

Addr.	Bit	7	6	5	4	3	2	1	0
52h	Name	TRXIS_PRD[7:0]							
	R/W	R/W							
	POR	0	0	1	0	0	1	1	1

- Bit 7~0 **TRXIS\_PRD[7:0]**: TX to RX period delay time in layer 2  
 The time=(TRXIS\_PRD[7:0]+1)×1μs.

Addr.	Bit	7	6	5	4	3	2	1	0
53h	Name	RTXIS_PRD[7:0]							
	R/W	R/W							
	POR	0	1	1	0	0	0	1	1

- Bit 7~0 **RTXIS\_PRD[7:0]**: RX to TX period delay time in layer 2  
 The time=(RTXIS\_PRD[7:0]+1)×1μs.

Addr.	Bit	7	6	5	4	3	2	1	0
54h	Name	—	—	—	—	—	—	—	WLTXA
	R/W	—	—	—	—	—	—	—	R/W
	POR	0	0	0	0	0	0	0	0

- Bit 7~1 Reserved bits, cannot be changed
- Bit 0 **WLTXA**: White list address type  
 0: Public address  
 1: Random address

Addr.	Bit	7	6	5	4	3	2	1	0
61h	Name	—	GIO2S[2:0]			—	—	—	—
	R/W	—	R/W			—	—	—	—
	POR	0	0	0	0	0	0	0	0

Bit 7 Reserved bit, cannot be changed

Bit 6~4 **GIO2S[2:0]**: GIO2 pin function selection  
 000: No function, input  
 001: FSYCK output  
 110: IRQ\_L2ACT output  
 111: L2TX\_START output or L2RX\_START output  
 Others: Reserved

Bit 3~0 Reserved bits, cannot be changed

Addr.	Bit	7	6	5	4	3	2	1	0
62h	Name	—	SDAPU	SCLPU	—	—	—	GIO2PU	—
	R/W	—	R/W	R/W	—	—	—	R/W	—
	POR	0	1	1	1	1	1	1	1

Bit 7 Reserved bit, cannot be changed

Bit 6 **SDAPU**: SDA pin function pull-high enable control

Bit 5 **SCLPU**: SCL pin function pull-high enable control

Bit 4~2 Reserved bits, cannot be changed

Bit 1 **GIO2PU**: GIO2 pin function pull-high enable control

Bit 0 Reserved bit, cannot be changed

Addr.	Bit	7	6	5	4	3	2	1	0
70h	Name	—	—	—	—	—	—	—	RST_RF
	R/W	—	—	—	—	—	—	—	R/W
	POR	0	0	0	0	0	0	0	1

Bit 7~1 Reserved bits, cannot be changed

Bit 0 **RST\_RF**: Set 1 to reset for all registers. Automatically clear to 0 when the action is complete

Addr.	Bit	7	6	5	4	3	2	1	0
72h	Name	—	—	—	—	—	—	—	VCOCAL_EN
	R/W	—	—	—	—	—	—	—	R/W
	POR	0	0	0	0	0	0	0	0


Bit 7~1 Reserved bits, cannot be changed

Bit 0 **VCOCAL\_EN**: VCO calibration module enable

Addr.	Bit	7	6	5	4	3	2	1	0
7Fh	Name	RSSI[7:0]							
	R/W	R							
	POR	0	0	0	0	0	0	0	0

Bit 7~0 **RSSI[7:0]**: RSSI measurement value

### Application Circuits




## Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/ Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- [Package Information \(include Outline Dimensions, Product Tape and Reel Specifications\)](#)
- [Packing Materials Information](#)
- [Carton information](#)

**10-pin SOP-EP (150mil) Outline Dimensions**


Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.236 BSC		
B	0.154 BSC		
C	0.012	—	0.018
C'	0.193 BSC		
D	—	—	0.069
D1	0.102	—	0.126
E	0.039 BSC		
E2	0.071	—	0.090
F	0.000	—	0.006
G	0.016	—	0.050
H	0.004	—	0.010
$\alpha$	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	6.00 BSC		
B	3.90 BSC		
C	0.30	—	0.45
C'	4.90 BSC		
D	—	—	1.75
D1	2.59	—	3.20
E	1.00 BSC		
E2	1.81	—	2.28
F	0.00	—	0.15
G	0.40	—	1.27
H	0.10	—	0.25
$\alpha$	0°	—	8°

Copyright© 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorize the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.