

Sound Processor with Built-in 2-band Equalizer

BD37523FS

General Description

BD37523FS is a sound processor with built-in 2-band equalizer for car audio. Other features are stereo 5ch input selector, input-gain control, main volume, loudness and a 5ch fader volume. It is equipped with an "Advanced switch circuit", which is an original ROHM technology, that reduces various switching noise (ex. No-signal, low frequency like 20Hz & large signal inputs). The "Advanced switch" also makes controlling of microcomputer easier and can be used for designing high quality car audio systems.

Features

- Reduced switching noise of input gain control, mute, main volume, fader volume, bass, treble, and loudness by using advanced switch circuit
- Built-in 1 differential input selector and 4 single-ended input selectors
- Built-in ground isolation amplifier inputs, ideal for external stereo input.
- Built-in input gain controller which reduces switching noise for volume of a portable audio
- Lesser number of external components due to built-in 2-band equalizer filter, subwoofer LPF and loudness filter. This makes it possible to freely control Q, Gv, and fo of 2-band equalizer and fc of LPF, and Gv of loudness by I2C BUS
- A gain adjustment quantity of ±20dB with a 1db step gain adjustment is possible for the bass, middle, and treble.
- Built-in subwoofer output terminals.
- Energy-saving design resulting in low current consumption is achieved by utilizing the Bi-CMOS process. It has the advantage in quality over scaling down the power heat control of the internal regulators
- Input pins and output pins are organized and separately laid out to keep the signal flow in one direction which consequently, simplify pattern layout of the set board and decrease the board dimensions.
- It is possible to be controlled by a 3.3V / 5V I²C BUS.

Key Specifications

Power Supply Voltage Range: 7.0V to 9.5V Circuit Current (No Signal): 38mA(Typ)

Total Harmonic Distortion 1:

(FRONT, REAR) 0.001%(Typ)

Total Harmonic Distortion 2:

(SUBWOOFER) 0.002%(Typ) 2.3Vrms(Typ)

Maximum Input Voltage: Crosstalk Between Selectors: -100dB(Typ) Volume Control Range: +15dB to -79dB

Output Noise Voltage1:

(FRONT, REAR) 3.8µVrms(Typ)

Output Noise Voltage2:

4.8µVrms(Typ) (SUBWOOFER)

Residual Output Noise Voltage: 1.8µVrms(Typ) **Operating Temperature Range:** -40°C to +85°C

Package


 $W(Typ) \times D(Typ) \times H(Max)$




Applications

It is optimal for car audio systems. It can also be used for audio equipment of mini Compo, micro Compo, TV etc

Typical Application Circuit




Pin Configuration



Pin Description

Description	'11				
Pin No.	Pin Name	Description	Pin No.	Pin Name	Description
1	FIL	VCC/2 terminal	13	MUTE	External compulsory mute terminal
2	A1	A input terminal of 1ch	14	TEST1	Test Pin
3	A2	A input terminal of 2ch	15	TEST2	Test Pin
4	B1	B input terminal of 1ch	16	OUTS	Subwoofer output terminal
5	B2	B input terminal of 2ch	17	OUTR2	Rear output terminal of 2ch
6	CP1	C positive input terminal of 1ch	18	OUTR1	Rear output terminal of 1ch
7	CN	C negative input terminal	19	OUTF2	Front output terminal of 2ch
8	CP2	C positive input terminal of 2ch	20	OUTF1	Front output terminal of 1ch
9	D1	D input terminal of 1ch	21	VCC	Power supply terminal
10	D2	D input terminal of 2ch	22	SCL	I ² C Communication clock terminal
11	E1	E input terminal of 1ch	23	SDA	I ² C Communication data terminal
12	E2	E input terminal of 2ch	24	GND	GND terminal

Block Diagram



Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit
Power supply Voltage	Vcc	10.0	٧
Input voltage	VIN	Vcc+0.3 to GND-0.3	V
Power Dissipation	Pd	1 (Note 1)	W
Storage Temperature	Tstg	-55 to +150	°C

⁽Note 1) When mounted on standard board (70 x 70 x 1.6(mm³)), derate by 8mW/°C for Ta above25°C. Thermal resistance θja = 125(°C/W)

Material: A FR4 grass epoxy board(3% or less of copper foil area)

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	Vcc	7.0	-	9.5	V
Temperature	Topr	-40	-	+85	°C

Electrical Characteristics

(Unless otherwise noted, Ta=25°C, Vcc=8.5V, f=1kHz, V_{IN} =1Vrms, Rg=600Ω, R_L=10kΩ, A1 input, Input gain 0dB, Mute OFF, Volume 0dB, Tone control 0dB, Loudness 0dB, LPF OFF, Fader 0dB)

		, Loudinous	oub, Er i	Limit	or oab)		
BLOCK	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
	Circuit Current (No Signal)	ΙQ	-	38	48	mA	No signal
	Voltage Gain	G _V	-1.5	0	+1.5	dB	G _V =20log(V _{OUT} /V _{IN})
	Channel Balance	СВ	-1.5	0	+1.5	dB	$CB = G_{V1}\text{-}G_{V2}$
	Total Harmonic Distortion 1 (FRONT,REAR)	THD+N1	-	0.001	0.05	%	V _{OUT} =1Vrms BW=400Hz-30KHz
	Total Harmonic Distortion 2 (SUBWOOFER)	THD+N2	-	0.002	0.05	%	V _{OUT} =1Vrms BW=400Hz-30KHz
RAL	Output Noise Voltage 1 (FRONT,REAR) *	V _{NO1}	-	3.8	15	μVrms	$Rg = 0\Omega$ BW = IHF-A
GENERAL	Output Noise Voltage 2 (SUBWOOFER) *	V _{NO2}	-	4.8	15	μVrms	$Rg = 0\Omega$ BW = IHF-A
	Residual Output Noise Voltage *	Vnor	-	1.8	10	μVrms	Fader = -∞dB Rg = 0Ω BW = IHF-A
	Crosstalk Between Channels *	СТС	-	-100	-90	dB	Rg = 0Ω CTC= $20log(V_{OUT}/V_{IN})$ BW = IHF-A
	Ripple Rejection	RR	-	-70	-40	dB	
	Input Impedance(A, B)	R _{IN_S}	70	100	130	kΩ	
	Input Impedance (C,D,E)	R _{IN_D}	175	250	325	kΩ	
CTOR	Maximum Input Voltage	Vıм	2.1	2.3	-	Vrms	V _{IM} at THD+N(V _{OUT})=1% BW=400Hz-30KHz
T SELECTOR	Crosstalk Between Selectors *	CTS	-	-100	-90	dB	Rg = 0Ω CTS= $20log(V_{OUT}/V_{IN})$ BW = IHF-A
INPUT	Common Mode Rejection Ratio *	CMRR	50	65	-	dB	CP1 and CN input CP2 and CN input CMRR=20log(V _{IN} /V _{OUT}) BW = IHF-A

Electrical Characteristics - continued

<u> </u>	al Characteristics - continued						
X				Limit	1		
BLOCK	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
В			IVIIII	тур	IVIAX		
							Input Gain 0dB
GAIN	Minimum Input Gain	GIN_MIN	-2	0	+2	dB	V _{IN} =100mVrms
ලි							GIN=20log(Vout/VIN)
INPUT		_					Input gain +20dB
_ <u>₹</u>	Maximum Input Gain	GIN_MAX	+18	+20	+22	dB	V _{IN} =100mVrms
=	Cain Cat France	0	2	0	. 0	4D	GIN=20log(V _{OUT} /V _{IN}) GAIN=+20dB to +1dB
111	Gain Set Error	G _{IN_ERR}	-2	0	+2	dB	Mute ON
MUTE	Mute Attenuation *	G _{MUTE}	_	-105	-85	dB	G _{MUTE} =20log(V _{OUT} /V _{IN})
I	mate / mematem	ONIOTE					BW = IHF-A
							Volume = +15dB
	Maximum Gain	G_{V_MAX}	+13	+15	+17	dB	V _{IN} =100mVrms
ш							Gv=20log(Vout/Vin)
VOLUME	.			400	0.5	ID.	Volume = -∞dB
1 7	Maximum Attenuation *	G∨_MIN	-	-100	-85	dB	Gv=20log(Vout/Vin)
>	Attenuation Set Error 1	G _{V_ERR1}	-2	0	+2	dB	BW = IHF-A Gain & ATT=+15dB to -15dB
	Attenuation Set Error 2	G _{V_ERR1}	-3	0	+3	dB	ATT=-16dB to -47dB
	Attenuation Set Error 3	G _{V_ERR3}	-4	0	+4	dB	ATT=-48dB to -79dB
	,	O V_ERRIS					Gain=+20dB f=100Hz
	Maximum Boost Gain	Gв вsт	18	20	22	dB	V _{IN} =100mVrms
w							G _B =20log (V _{OUT} /V _{IN})
BASS							Gain=-20dB f=100Hz
B	Maximum Cut Gain	G в сит	-22	-20	-18	dB	V _{IN} =2Vrms
							G _B =20log (V _{OUT} /V _{IN})
	Gain Set Error	G _{B_ERR}	-2	0	+2	dB	Gain=+20dB to -20dB f=100Hz
							Gain=+20dB f=10kHz
	Maximum Boost Gain	G _{T_BST}	17	20	23	dB	V _{IN} =100mVrms
EBLE							GT=20log (Vout/Vin)
							Gain=-20dB f=10kHz
H.	Maximum Cut Gain	G _{T_CUT}	-23	-20	-17	dB	V _{IN} =2Vrms
	0:0:5				_		GT=20log (Vout/Vin)
	Gain Set Error	G _{T_ERR}	-2	0	+2	dB	Gain=+20dB to -20dB f=10kHz
		_					Fader=+15dB
	Maximum Boost Gain	G _{F_BST}	+13	+15	+17	dB	V _{IN} =100mVrms
<u>~</u>							G _F =20log(V _{OUT} /V _{IN})
							Fader = -∞dB
Q	Maximum Attenuation *	G _{F_MIN}	-	-100	-90	dB	G _F =20log(V _{OUT} /V _{IN})
							BW = IHF-A
SUBWOOFER	Gain Set Error	G _{F_ERR}	-2	0	+2	dB	Gain=+15dB to +1dB
S	Attenuation Set Error 1	G _{F_ERR1}	-2	0	+2	dB	ATT=-1dB to -15dB
, K	Attenuation Set Error 2	G _{F_ERR2}	-3	0	+3	dB	ATT=-16dB to -47dB
FADER	Attenuation Set Error 3	G _{F_ERR3}	-4	0	+4	dB	ATT=-48dB to -79dB
FA	Output Impedance	Rout	_	_	50	Ω	V _{IN} =100mVrms
	Catput impodance	1,001		_	- 50	34	
	Maximum Output Voltage	Vом	2	2.2	-	Vrms	THD+N=1%
							BW=400Hz-30KHz
SS					_		Gain 20dB
	Maximum Gain	G _{L_MAX}	17	20	23	dB	V _{IN} =100mVrms
							G _L =20log(V _{OUT} /V _{IN})
LOUDNES	Gain Set Error	G _{L_ERR}	-2	0	+2	dB	GAIN=+20dB to +1dB
تــــــــــــــــــــــــــــــــــــــ	Gain Oct Enoi	OL_EKK			12	40	5, 114-120db to +1db

VP-9690A (Average value detection, effective value display) filter by Matsushita Communication is used for * measurement. Phase between input / output is same.

Typical Performance Curves




Figure 1. Circuit Current (No Signal) vs Power Supply Voltage




Figure 2. THD+N vs Output Voltage




Figure 3. Gain vs Frequency




Figure 4. Bass Gain vs Frequency

Typical Performance Curves - continued




Figure 5. Bass fo vs Frequency




Figure 6. Bass Q vs Frequency




Figure 7. Treble Gain vs Frequency




Figure 8. Treble fo vs Frequency

Typical Performance Curves - continued




Figure 9. Treble Q vs Frequency




Figure 10. Output Noise vs Volume Gain




Figure 11. Output Noise vs Bass Gain




Figure 12. Output Noise vs Treble Gain

Typical Performance Curves - continued




Figure 13. CMRR vs Frequency




Figure 14. Output Voltage vs R_{LOAD}




Figure 15. Advanced Switch 1




Figure 16. Advanced Switch 2

Timing Chart CONTROL SIGNAL SPECIFICATION

(1) Electrical Specifications and Timing for Bus Lines and I/O Stages




Figure 17. Definition of Timing on the I²C-bus

Table 1 Characteristics of the SDA and SCL bus lines for I^2C -bus devices (Unless specified otherwise, Ta=25°C, V_{CC} =8.5V)

	Dorometer	Cymhal	Fast-mod	e I ² C-bus	Unit
	Parameter	Symbol	Min	Max	Unit
1	SCL clock frequency	fscL	0	400	kHz
2	Bus free time between a STOP and START condition	t _{BUF}	1.3	-	μs
3	Hold time (repeated) START condition. After this period, the first clock pulse is generated	thd;sta	0.6	-	μs
4	LOW period of the SCL clock	tLOW	1.3	-	μs
5	HIGH period of the SCL clock	tніgн	0.6	-	μs
6	Set-up time for a repeated START condition	tsu;sta	0.6	-	μs
7	Data hold time:	thd;dat	0.06 ^(Note)	-	μs
8	Data set-up time	tsu;dat	120	-	ns
9	Set-up time for STOP condition	tsu;sто	0.6	-	μs

All values referred to VIH min and VIL max Levels (see Table 2).

(Note) The device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

About $7(t_{HD;DAT})$, $8(t_{SU;DAT})$, make the setup in which the margin is fully in.

Table 2 Characteristics of the SDA and SCL I/O stages for I²C-bus devices

	Parameter	Symbol	Fast-mod	Unit	
	- diamotor	- Cyllison	Min	Max	0
10	LOW level input voltage:	VIL	-0.3	+1	V
11	HIGH level input voltage:	ViH	2.3	5	V
12	Pulse width of spikes which must be suppressed by the input filter.	t _{SP}	0	50	ns
13	LOW level output voltage: at 3mA sink current	V _{OL1}	0	0.4	V
14	Input current each I/O pin with an input voltage between 0.4V and 4.5V.	l ₁	-10	+10	μΑ




Figure 18. A Command Timing Example in the I²C Data Transmission

(2) I2C BUS FORMAT

		MSB	LSB		MSB	LSB		MSB	LSB				
Ī	S	Slave A	Address	Α	Select Ac	ldress	Α		Data	Α	Р		
-	1bit	8bit		1bit	81	it 1bit			8bit	1bit	1bit		
		S		= Sta	= Start condition (Recognition of start bit)								
		Slave	Address	= Recognition of slave address. 7 bits in upper order are voluntary.									
The least significant bit is "L" due to writing.								g.					
		Α		=AC	KNOWLEDG	E bit (Rec	ognit	ion of ackn	owledgemen	t)			
		Select Address = Select every of volume, bass and treble.											
		Data		= Da	ta on every v	olume and	l tone						
		Р		= Stop condition (Recognition of stop bit)									

(3) I²C BUS Interface Protocol

(a) Basic Form

S	Slave Addr	ess	Α	Select Addres	SS	Α	Data	Α	Р
	MSB	LSB		MSB	LSB	N	/ISB	LSB	

(b) Automatic Increment (Select Address increases (+1) according to the number of data.

S	Slave Add	dress	Α	Select Address		Α	Data	1	Α	Data2	Α		DataN	Α	Р
	MSB	LSB	•	MSB	LSE	3	MSB	LS	BB	MSB	LS	В	MSB		LSB

(Example) ①Data1 shall be set as data of address specified by Select Address.

- ②Data2 shall be set as data of address specified by Select Address +1.
- ③DataN shall be set as data of address specified by Select Address +N-1.

(c) Configuration Unavailable for Transmission (In this case, only Select Address1 is set.

S	Slave A	ddress A Select Address1		Α	Da	Data A		Select Address 2			Α	Da	ıta	Α	Р		
	MSB	LSB	N	ИSВ	LSB	N	1SB	LS	В	MSB		LSB	N	1SB	LS	В	
(Note) If any data is transmitted as Select Address 2 next to data, it is recognized																	
	as data, not as Select Address 2.																

(4) Slave Address

MSB LSB												
	A6	A5	A4	A3	A2	A1	A0	R/W				
	1	0	0	0	0	0	0	0	80H			

(5) Select Address & Data

Itama	Select Address	MSB			Da	ata			LSB
Items	(hex)	D7	D6	D5	D4	D3	D2	D1	D0
Initial setup 1	01	Advanced switch ON/OFF	0	time o Gain/\ Tone/Fade	ed switch If Input Olume Or/Loudnes	0	0		switch time Jute
Initial setup 2	02	LPF Phase	0	0	0	0	Su	bwoofer LP	F fc
Initial setup 3	03	0	0	0	1	0	0	0	1
Input Selector	05	0	0	0	Input selector				
Input gain	06	Mute ON/OFF	0	0			Input Gain		
Volume gain	20			V	olume Gain	/ Attenuation	n		
Fader 1ch Front	28				Fader Gain / Attenuation				
Fader 2ch Front	29				Fader Gain /	Attenuation	1		
Fader 1ch Rear	2A				Fader Gain /	Attenuation			
Fader 2ch Rear	2B				Fader Gain /	Attenuation			
Fader Subwoofer	2C				Fader Gain /	Attenuation	ı		
Bass setup	41	0	0	Bas	s fo	0	0	Bas	ss Q
Test mode 1	44	0	0	0	0	0	0	0	0
Treble setup	47	0	0	Treb	ole fo	0	0	0	Treble Q
Bass gain	51	Bass Boost/ Cut	0	0			Bass Gain		
Test mode 2	54	0	0	0	0	0	0	0	0
Treble gain	57	Treble Boost/ Cut	0	0	Treble Gain				
Loudness Gain	75	0	Loudne	ss HiCut		L	oudness Ga	iin	
System Reset	FE	1	0	0	0	0	0	0	1

Advanced switch

Note

- 1. The advance switch works in the latch part while changing from one function to another.
- 2. Upon continuous data transfer, the Select Address rolls back to the first address on the automatic increment function, as shown below.

$$01 \rightarrow 02 \rightarrow 03 \rightarrow 05 \rightarrow 06 \rightarrow 20 \rightarrow 28 \rightarrow 29 \rightarrow 2A \rightarrow 2B \rightarrow 2C$$

$$\rightarrow 41 \rightarrow 44 \rightarrow 47 \rightarrow 51 \rightarrow 54 \rightarrow 57 \rightarrow 75$$

- 3. Advanced switch is not used for the function of input selector etc. Therefore, please turn on MUTE when changing the settings of this side of a set.
- 4. When using Mute function when changing input selector, please switch Mute ON/OFF for waiting advanced-mute time.

Select address 01 (hex)

Time	MSB	MSB Advanced switch time of Mute LSE						LSB
Time	D7	D6	D5	D4	D3	D2	D1	D0
0.6msec	A di (0,0,0,0,0,0)		Λ al. (a.a.a.a.al				0	0
1.0msec	Advanced Switch	0		switch time			0	1
1.4msec	ON/OFF	U		ain/Volume er/Loudness	0	0	1	0
3.2msec	ON/OFF		Torre/Fade	ei/Loudriess			1	1

Time	MSB Advanced switch time of Input gain/Volume/Tone/Fader/Loudness							
	D7	D6	D5	D4	D3	D2	D1	D0
4.7 msec	A alv (a va a a a a		0	0	0		ness	
7.1 msec	Advanced	Switch 0 DN/OFF	0	1		0	Advance	D1 D0 Advanced switch
11.2 msec			1	0		U	Time	of Mute
14.4 msec	ON/OFF		1	1				

Mode	MSB		Advanced switch ON/OFF						
iviode	D7	D6	D5	D4	D3	D2	D1	D0	
OFF	0	0	Advanced switch time of Input gain/Volume		0	0	Advance	ed switch	
ON	1	0		r/Loudness	O	O	Time o	of Mute	

Select address 02(hex)

fo.	MSB	Subwoofer LPF fc I								
fc	D7	D6	D5	D4	D3	D2	D1	D0		
OFF						0	0	0		
55Hz						0	0	1		
85Hz	LPF Phase	0	_	_	0	0	1	0		
120Hz	LFF FIIaSe	U	0	0	U	0	1	1		
160Hz						1	0	0		
Prohibition							Other setting	9		

Phase	MSB		LPF Phase						
Filase	D7	D6	D5	D4	D3	D2	D1	D0	
0°	0	0	0	0	0	Su	bwoofer LPF	- fc	
180°	1						2CC.O. L. 1		

Select address 05(hex)

Mode	OUT	OUT	MSB			Input S	Selecto	or		LSB
Mode	F1/R1	F2/R2	D7	D6	D5	D4	D3	D2	D1	D0
	Initial						0	0	0	0
Α	A1	A2					0	0	0	1
В	B1	B2					0	0	1	0
C diff	CP1	CP2	0	0	0	0	0	1	1	0
D	D1	D2	U	U	U	U	1	0	1	0
Е	E1	E2					1	0	1	1
Inp	ut SHC	RT					1	0	0	1
Р	rohibitio	on						Other	setting	

Input SHORT: The input impedance of each input terminal is lowered from $100k\Omega(TYP)$ to $6~k\Omega(TYP)$. (For quick charge of coupling capacitor)

:	Initial	condition

Select address 06 (hex)

Select address of the	MSB			Input	t Gain			LSB	
Gain	D7	D6	D5	D4	D3	D2	D1	D0	
0dB				0	0	0	0	0	
1dB				0	0	0	0	1	
2dB				0	0	0	1	0	
3dB				0	0	0	1	1	
4dB				0	0	1	0	0	
5dB				0	0	1	0	1	
6dB				0	0	1	1	0	
7dB				0	0	1	1	1	
8dB				0	1	0	0	0	
9dB				0	1	0	0	1	
10dB					0	1	0	1	0
11dB	Mute	_	_	0	1	0	1	1	
12dB	ON/OFF	0	0	0	1	1	0	0	
13dB				0	1	1	0	1	
14dB				0	1	1	1	0	
15dB				0	1	1	1	1	
16dB				1	0	0	0	0	
17dB				1	0	0	0	1	
18dB				1	0	0	1	0	
19dB				1	0	0	1	1	
20dB				1	0	1	0	0	
				1	1	0	1	1	
Prohibition				:	:	:	:	:	
				1	1	1	1	1	

Mode	MSB			LSB				
iviode	D7	D6	D5	D4	D3	D2	D1	D0
OFF	0	0	0			Input Gain		
ON	1	U	U			input Gain		

Select address 20, 28, 29, 2A, 2B, 2C (hex)

Gain & ATT	MSB	Vo	ol, Fad	er Gai	n / Atte	enuatio	on	LSB
Gain & Airi	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0
D 1777	0	0	0	0	0	0	0	1
Prohibition	:	:	:	:	:	:	:	:
	0	1	1	1	0	0	0	0
15dB	0	1	1	1	0	0	0	1
14dB	0	1	1	1	0	0	1	0
13dB	0	1	1	1	0	0	1	1
:	:	:	:	:	:	:	:	:
-77dB	1	1	0	0	1	1	0	1
-78dB	1	1	0	0	1	1	1	0
-79dB	1	1	0	0	1	1	1	1
	1	1	0	1	0	0	0	0
Prohibition	:	:	:	:	:	:	:	:
	1	1	1	1	1	1	1	0
-∞dB	1	1	1	1	1	1	1	1

: Initial condition

Select address 41(hex)

Q factor	MSB		Е	3ass	Q fact		LSB	
Q lactor	D7	D6	D5	D4	D3	D2	D1	D0
0.5							0	0
1.0]	0	Pos	ss fo		0	0	1
1.5	7 0	0	Das	55 10	0	U	1	0
2.0							1	1

fo	MSB			Bas	s fo			LSB
10	D7	D6	D5	D4	D3	D2	D1	D0
60Hz			0	0				
80Hz		0	0	1	0	0	Ва	ass actor
100Hz			1	0		U	Q fa	actor
120Hz			1	1				

Select address 47 (hex)

Q factor	MSB		T	reble	Q fac	tor		LSB
Qiactoi	D7	D6	D5	D4	D3	D2	D1	D0
0.75	0	0	Trok	ole fo	0	0	0	0
1.25		U	irei	DIE IO	U	U	U	1

fo	MSB			Treb	le fo			LSB
TO	D7	D6	D5	D4	D3	D2	D1	D0
7.5kHz			0	0				
10kHz		0	0	1	0	0	0	Treble Q factor
12.5kHz		0	1	0		U	0	Q factor
15kHz			1	1				

Select address 51, 57 (hex)

Gain	MSB		Ba	ass/ Tre	eble G	ain		LSB					
Gaiii	D7	D6	D5	D4	D3	D2	D1	D0					
0dB				0	0	0	0	0					
1dB				0	0	0	0	1					
2dB				0	0	0	1	0					
3dB				0	0	0	1	1					
4dB				0	0	1	0	0					
5dB				0	0	1	0	1					
6dB				0	0	1	1	0					
7dB				0	0	1	1	1					
8dB				0	1	0	0	0					
9dB				0	1	0	0	1					
10dB				0	1	0	1	0					
11dB	Bass/			0	1	0	1	1					
12dB	Treble	0	0	0	1	1	0	0					
13dB	Boost	-		0	1	1	0	1					
14dB	/Cut			0	1	1	1	0					
15dB				0	1	1	1	1					
16dB				1	0	0	0	0					
17dB				1	0	0	0	1					
18dB				1	0	0	1	0					
19dB				1	0	0	1	1					
20dB				1	0	1	0	0					
				1	0	1	0	1					
Prohibition	Prohibition					Ī			:	••	• •	• •	:
1 1011101011				1	1	1	1	0					
				1	1	1	1	1					

	Mode	MSB		Bass	/ Trebl	LSB					
	Mode	D7	D6	D5	D4	D3	D2	D1	D0		
Γ	Boost	0	0	0		Do	oo/Troble Co	nin.			
	Cut	1	0	0		Da	Bass/Treble Gain				

: Initial condition

Select address 75 (hex)

Mode	MSB		L	oudne	ss HiC	ut		LSB		
Mode	D7	D6	D5	D4	D3	D2	D1	D0		
HiCut1		0	0							
HiCut2	_	0	1	Laudean Cair						
HiCut3] 0	1	0	Loudness Gain						
HiCut4		1	1							

Gain	MSB		L	oudne	ss Gai	n		LSB
Gairi	D7	D6	D5	D4	D3	D2	D1	D0
0dB				0	0	0	0	0
1dB				0	0	0	0	1
2dB				0	0	0	1	0
3dB				0	0	0	1	1
4dB				0	0	1	0	0
5dB				0	0	1	0	1
6dB				0	0	1	1	0
7dB				0	0	1	1	1
8dB				0	1	0	0	0
9dB				0	1	0	0	1
10dB				0	1	0	1	0
11dB			=	0	1	0	1	1
12dB	0	Loudne	ss HiCut	0	1	1	0	0
13dB				0	1	1	0	1
14dB				0	1	1	1	0
15dB				0	1	1	1	1
16dB				1	0	0	0	0
17dB				1	0	0	0	1
18dB				1	0	0	1	0
19dB				1	0	0	1	1
20dB				1	0	1	0	0
				1	0	1	0	1
Prohibition				:	:	:	:	:
				1	1	1	1	1

: Initial condition

(6) About Power ON Reset

The IC has a built-in initialization circuit that triggers at power ON of supply voltage. Please send initial data to all addresses at supply voltage ON. Also, please turn ON Mute at the set side until this initial data is sent.

addiococo di oupp	ny voltago o	1. 7 1100, piou	oo tann Ort n	iato at tilo o	ot oldo di itii t	illo irritiar data lo dorit.
Davamatav	Cumb al		Limit		l lmit	Conditions
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Rise Time of VCC	trise	33	-	-	µsec	V _{CC} rise time from 0V to 5V
VCC Voltage of Release Power ON Reset	V _{POR}	-	4.1	-	V	

(7) About External Compulsory Mute Terminal

It is possible to forcibly set MUTE externally by setting the input voltage at the MUTE terminal.

Mute Voltage Condition	Mode
GND to 1.0V	MUTE ON
2.3V to Vcc	MUTE OFF

Establish the voltage of MUTE in the condition to be defined.

Application Information

1. Function and Specifications


Function	Specifications							
Input selector	· 4 Stereo input							
input selector	· 1 Differential input							
lanut main	· +20dB to 0dB (1dB step)							
Input gain	· Possible to use "Advanced switch" for prevention of switching noise.							
Mute	· Possible to use "Advanced switch" for prevention of switching noise.							
Volume	· +15dB to -79dB (1dB step), -∞dB							
volume	Possible to use "Advanced switch" for prevention of switching noise.							
	· +20dB to -20dB (1dB step)							
Bass	· Q=0.5, 1, 1.5, 2 variable							
Dass	· fo=60, 80, 100, 120Hz							
	Possible to use "Advanced switch" at changing gain							
	· +20dB to -20dB (1dB step)							
Treble	· Q=0.75, 1.25 variable							
Treble	· fo=7.5k, 10k, 12.5k, 15kHz							
	Possible to use "Advanced switch" at changing gain							
Fader	· +15dB to -79dB(1dB step), -∞dB							
rauei	Possible to use "Advanced switch" for prevention of switching noise.							
	· 20dB to 0dB(1dB step)							
Loudness	· fo=800Hz							
	Possible to use "Advanced switch" for prevention of switching noise.							
LPF	· fc=55/85/120/160Hz, pass							
LPF	· Phase shift (0°/180°)							

2. Volume / Fader volume attenuation data

(dB)	D7	D6	D5	D4	D3	D2	D1	D0	(dB)	D7	D6	D5	D4	D3	D2	D1	D0
+15	0	1	1	1	0	0	0	1	-33	1	0	1	0	0	0	0	1
+14	0	1	1	1	0	0	1	0	-34	1	0	1	0	0	0	1	0
+13	0	1	1	1	0	0	1	1	-35	1	0	1	0	0	0	1	1
+12	0	1	1	1	0	1	0	0	-36	1	0	1	0	0	1	0	0
+11	0	1	1	1	0	1	0	1	-37	1	0	1	0	0	1	0	1
+10	0	1	1	1	0	1	1	0	-38	1	0	1	0	0	1	1	0
+9	0	1	1	1	0	1	1	1	-39	1	0	1	0	0	1	1	1
+8	0	1	1	1	1	0	0	0	-40	1	0	1	0	1	0	0	0
+7	0	1	1	1	1	0	0	1	-41	1	0	1	0	1	0	0	1
+6	0	1	1	1	1	0	1	0	-42	1	0	1	0	1	0	1	0
+5	0	1	1	1	1	0	1	1	-43	1	0	1	0	1	0	1	1
+4	0	1	1	1	1	1	0	0	-44	1	0	1	0	1	1	0	0
+3	0	1	1	1	1	1	0	1	-45	1	0	1	0	1	1	0	1
+2	0	1	1	1	1	1	1	0	-46	1	0	1	0	1	1	1	0
+1	0	1	1	1	1	1	1	1	-47	1	0	1	0	1	1	1	1
0	1	0	0	0	0	0	0	0	-48	1	0	1	1	0	0	0	0
-1	1	0	0	0	0	0	0	1	-49	1	0	1	1	0	0	0	1
-2	1	0	0	0	0	0	1	0	-50	1	0	1	1	0	0	1	0
-3	1	0	0	0	0	0	1	1	-51	1	0	1	1	0	0	1	1
-4	1	0	0	0	0	1	0	0	-52	1	0	1	1	0	1	0	0
-5	1	0	0	0	0	1	0	1	-53	1	0	1	1	0	1	0	1
-6	1	0	0	0	0	1	1	0	-54	1	0	1	1	0	1	1	0
-7	1	0	0	0	0	1	1	1	-55	1	0	1	1	0	1	1	1
-8	1	0	0	0	1	0	0	0	-56	1	0	1	1	1	0	0	0
-9	1	0	0	0	1	0	0	1	-57	1	0	1	1	1	0	0	1
-10	1	0	0	0	1	0	1	0	-58	1	0	1	1	1	0	1	0
-11	1	0	0	0	1	0	1	1	-59	1	0	1	1	1	0	1	1
-12	1	0	0	0	1	1	0	0	-60	1	0	1	1	1	1	0	0
-13	1	0	0	0	1	1	0	1	-61	1	0	1	1	1	1	0	1
-14	1	0	0	0	1	1	1	0	-62	1	0	1	1	1	1	1	0
-15	1	0	0	0	1	1	1	1	-63	1	0	1	1	1	1	1	1
-16	1	0	0	1	0	0	0	0	-64	1	1	0	0	0	0	0	0
-17	1	0	0	1	0	0	0	1	-65	1	1	0	0	0	0	0	1
-18	1	0	0	1	0	0	1	0	-66	1	1	0	0	0	0	1	0
-19	1	0	0	1	0	0	1	1	-67	1	1	0	0	0	0	1	1
-20	1	0	0	1	0	1	0	0	-68	1	1	0	0	0	1	0	0
-21	1	0	0	1	0	1	0	1	-69	1	1	0	0	0	1	0	1
-22	1	0	0	1	0	1	1	0	-70	1	1	0	0	0	1	1	0
-23	1	0	0	1	0	1	1	1	-71 -70	1	1	0	0	0	1	1	1
-24	1	0	0	1	1	0	0	0	-72 -72	1	1	0	0	1	0	0	0
-25	1	0	0	1	1	0	0	1	-73	1	1	0	0	1	0	0	1
-26	1	0	0	1	1	0	1	0	-74	1	1	0	0	1	0	1	0
-27	1	0	0	1	1	0	1	1	-75 -76	1	1	0	0	1	0	1	1
-28	1	0	0	1	1	1	0	0	-76	1	1	0	0	1	1	0	0
-29	1	0	0	1	1	1	0	1	-77 70	1	1	0	0	1	1	0	1
-30	1	0	0	1	1	1	1	0	-78 -70	1	1	0	0	1	1	1	0
-31	1	0	0	1	1	1	1	1	-79 ~	1	1	0	0	1	1	1	1
-32	1	0	1	0	0	0	0	0	-∞	1	1	1	1	1	1	1	1

: Initial condition

3. Application Circuit



Notes on wiring

- ① Please connect the decoupling capacitor of the power supply in the shortest possible distance to GND.
- ② GND lines should be one-point connected.
- ③ Wiring pattern of Digital should be away from that of analog unit and crosstalk should not be acceptable.
- 4 Lines of SCL and SDA of I²C BUS should not be in parallel if possible. The lines should be shielded, if they are adjacent to each other.
- S Lines of analog input should not be parallel if possible. The lines should be shielded, if they are adjacent to each other.
- ⑥ TEST pins(14,15), should be OPEN.

Power Dissipation

About the thermal design of the IC

Characteristics of an IC are greatly affected by the temperature at which it is used. Exceeding absolute maximum ratings may degrade and destroy the device. Careful consideration must be given to the heat of the IC from the two standpoints of immediate damage and long-term reliability of operation.




Figure 19. Temperature Derating Curve

(Note) Values are actual measurements and are not guaranteed.

Power dissipation values vary according to the board on which the IC is mounted.

I/O Equivalent Circuits

Equivalen	t Circuits			
Terminal	Terminal	Terminal	Equivalent Circuit	Terminal Description
No.	Name	Voltage		
2 3 4 5	A1 A2 B1 B2	4.25	VCC Z Z Z Z Z Z Z Z Z Z Z Z Z	A terminal for signal input. The input impedance is $100k\Omega$ (typ).
6 7 8 9 10 11 12	CP1 CN CP2 D1 D2 E1	4.25	VCC	A terminal for signal input. The input impedance is 250kΩ (typ).
13	MUTE	-	VCC A B W B W B W 1.65 V	A terminal for external compulsory mute. If terminal voltage is High level, the mute is OFF. If the terminal voltage is Low level, the mute is on.
16 17 18 19 20	OUTS OUTR2 OUTR1 OUTF2 OUTF1	4.25	VCC D	A terminal for fader and Subwoofer output.

Values in the pin explanation and input/output equivalent circuit are for reference purposes only. It is not a guaranteed value.

I/O Equivalence Circuits - continued

<u>Equivalen</u>	Equivalence Circuits – continued							
Terminal No.	Terminal Name	Terminal Voltage	Equivalent Circuit	Terminal Description				
21	VCC	8.5		Power supply terminal.				
22	SCL	-	VCC O 1.65V	A terminal for clock input of I ² C BUS communication.				
23	SDA	-	VCC O O I.65V	A terminal for data input of I ² C BUS communication.				
24	GND	0		Ground terminal.				
1	FIL	4.25	VCC	Voltage for reference bias of analog signal system. The simple pre-charge circuit and simple discharge circuit for an external capacitor are built in.				
14 15	TEST	-		TEST terminal				

Values in the pin explanation and input/output equivalent circuit are for reference purposes only. It is not a guaranteed value.

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

Operational Notes - continued

12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.





Figure 20. Example of monolithic IC structure

13. About a Signal Input Part

(a) About Input Coupling Capacitor Constant Value

In the input signal terminal, please decide the constant value of the input coupling capacitor C(F) that would be sufficient to form an RC characterized HPF with input impedance $R_{IN}(\Omega)$ inside the IC.



(b) About the Input Selector SHORT

SHORT mode is the command which makes switch S_{SH} =ON of input selector part so that the input impedance R_{IN} of all terminals becomes small. Switch S_{SH} is OFF when SHORT command is not selected. The constant time brought about by the small resistance inside and the capacitor outside the LSI becomes

small when this command is used. The charge time of the capacitor becomes short. Since SHORT mode turns ON the switch of S_{SH} and makes it low impedance, please use it at no signal condition.


14. About Mute Terminal(Pin 13) when power supply is OFF

There should be no applied voltage across the Mute terminal (Pin 13) when power-supply is OFF. A resistor (about $2.2k\Omega$) should be connected in series to Mute terminal in case a voltage is supplied to Mute terminal. (Please refer Application Circuit Diagram.)


15. About TEST Pin


TEST Pin, should be OPEN. Pin 14, 15 are TEST Pins.

Ordering Information



Marking Diagram





Revision History

Date	Revision	Changes
16.Dec.2015	001	New Release

Notice

Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASSⅢ	CL ACCIII	CLASSIIb	П 20
CLASSIV	CLASSⅢ	CLASSⅢ	CLASSⅢ

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
 may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
 exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PGA-E Rev.002

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this doc ument is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE © 2015 ROHM Co., Ltd. All rights reserved. Rev.001



BD37523FS - Web Page

Distribution Inventory

Part Number	BD37523FS
Package	SSOP-A24
Unit Quantity	2000
Minimum Package Quantity	2000
Packing Type	Taping
Constitution Materials List	inquiry
RoHS	Yes