



BK7256 Datasheet

DS-BK7256-E11 V1.9

2024/3/26

Contents

Contents	2
1. Features.....	5
2. Overview.....	10
3. Pin Descriptions	13
3.1 QFN80 Pin Descriptions	13
3.2 QFN68 Pin Descriptions	22
3.3 Pin Multiplexing	30
4. Functional Description	33
4.1 Wi-Fi/Bluetooth Transceiver	33
4.2 Bluetooth/Wi-Fi Coexistence.....	33
4.3 Clock Management.....	33
4.4 Reset.....	34
4.5 Power Management.....	34
4.5.1 Power Scheme	34
4.5.2 Power Modes	37
4.6 General-purpose I/Os (GPIO).....	37
4.7 SPI Interfaces (SPI).....	37
4.8 Quad SPI Interface (QSPI).....	38
4.9 UART Interfaces (UART).....	38
4.10 SDIO Interface (SDIO).....	39
4.11 I2C Interfaces (I2C)	39
4.12 USB Controller (USB)	39
4.13 CAN Controller (CAN).....	40
4.14 GDMA Controller (GDMA).....	40
4.15 DMA2D Controller (DMA2D).....	40
4.16 Display Controller (DISPLAY).....	41

4.17	JPEG Encoder/Decoder	42
4.18	CMOS Image Sensor Interface (CIS)	42
4.19	PWM Groups (PWMG)	42
4.20	I ₂ S Interface (I ₂ S)	43
4.21	Audio Peripherals	43
4.21.1	Four-band Digital Equalizer	44
4.21.2	Audio ADCs and DACs	44
4.21.3	Microphone Input Amplifiers and Bias Generator	44
4.21.4	Audio Amplifiers	44
4.22	Auxiliary ADC (AUX ADC)	44
4.23	Timer Groups (TIMG)	45
4.24	Watchdog Timers (WDT)	45
4.25	Real-time Counter (RTC)	45
4.26	IrDA Interface (IrDA)	45
4.27	Temperature Sensor	46
4.28	Touch Sensor (TOUCH)	46
4.29	Secure Element	46
5.	Electrical Characteristics	51
5.1	Absolute Maximum Ratings	51
5.2	ESD Ratings	51
5.3	Recommended Operating Conditions	52
5.4	Digital I/O Characteristics	52
5.5	IO Buck/LDO	53
5.6	System LDO	53
5.7	Digital LDO	53
5.8	26 MHz Crystal Characteristics	54
5.9	Current Consumption	54
5.10	WLAN RF Characteristics	55
5.10.1	WLAN Receiver Characteristics	55
5.10.2	WLAN Transmitter Characteristics	58



5.11	Bluetooth RF Characteristics.....	59
5.11.1	Bluetooth BR/EDR Receiver Characteristics	59
5.11.2	Bluetooth BR/EDR Transmitter Characteristics	61
5.11.3	Bluetooth LE Receiver Characteristics.....	62
5.11.4	Bluetooth LE Transmitter Characteristics.....	64
5.12	Audio Characteristics.....	66
5.13	AUX ADC Characteristics	66
6.	Package Information.....	68
6.1	QFN80 8 x 8 mm Package	68
6.2	QFN68 8 x 8 mm Package	70
7.	Reflow Soldering Profile.....	72
8.	Ordering Information.....	74
	Revision History	75

1. Features

Wi-Fi

- IEEE 802.11b/g/n/ax 1x1 compliant
- 20/40 MHz channel bandwidth for 2.4 GHz
- Supports downlink Multi-User Multiple-Input Multiple-Output (DL MU-MIMO)
- Supports Orthogonal Frequency Division Multiple Access (OFDMA)
- Supports Target Wake Time (TWT)
- TX and RX Low-Density Parity Check (LDPC) support for extended range
- WPA/WPA2/WPA3-Personal support for enhanced security
- Operating modes: STA and SoftAP
- Concurrent SoftAP + STA
- Integrated Bluetooth/Wi-Fi coexistence (PTA)
- TX power up to +20 dBm
- RX sensitivity -99 dBm

Bluetooth

- Dual-mode Bluetooth 5.2 compliant
- Supports Basic Rate (BR), Enhanced Data Rate (EDR) 2 Mbps and 3 Mbps, Low Energy (LE) 1 Mbps, 2 Mbps, and long range (125 kbps and 500 kbps)
- Supported Bluetooth Low Energy features: LE audio, Angle of Arrival (AoA) and Angle of Departure (AoD) direction finding, 2 Mbps, advertising extensions, and long range
- Supports an antenna array with up to 16 antennas for precise positioning

Core

- Dual-core 32-bit RISC-V MCU at up to 320 MHz:
 - Each core has 32 KB ITCM + 32 KB DTCM
 - 5-stage in-order execution pipeline
 - Hardware multiplier and divider
 - Branch prediction
 - Machine (M) and User (U) Privilege levels
 - Performance monitors

- Misaligned memory accesses
- Physical Memory Protection (PMP), 8 regions
- RISC-V RV32I base integer instruction set
- RISC-V “M” standard extension for integer multiplication and division
- RISC-V “A” standard extension for atomic instructions
- RISC-V “F” standard extensions for single-precision floating-point
- RISC-V “C” standard extension for compressed instructions
- DSP extension
- RISC-V “N” standard extension for user-level interrupt and exception handing
- Performance extension
- CoDense extension
- 3.57 CoreMark/MHz, 1.98 DMIPS/MHz
- UART Flash download
- Serial Wire Debug (SWD) interface

Memory

- SiP Flash: 4 MB or none
- 8 MB SiP PSRAM
- 512 KB Share SRAM
- 64 KB ROM
- eFuse

Security

- Isolated secure element (FIPS 140-2 Level 2 certified) with hardware cryptography
- Secure boot
- Unique ID and secure storage
- Secure update and anti-rollback
- Lifecycle management such as secure debug
- Flash encryption
- Cryptographic hardware acceleration:
 - Crypto accelerator: DES, AES-128/192/256, ChaCha20-128/256, SM4-128
 - Public key accelerator: ECDSA-P256/P384, RSA-2048/3072, SM2
 - Hash: SHA-224/256, SHA-384/512, HMAC, Poly1305, SM3-512

- True Random Number Generator (TRNG)
- Key Derivation Function (KDF)

Clock Management

- External oscillators: 26 MHz crystal oscillator (XTALH), 32.768 kHz crystal oscillator (XTALL)
- Internal oscillators: 26–360 MHz digitally controlled oscillator (DCO), 32 kHz ring oscillator (ROSC)
- 320/480 MHz PLL (DPLL)
- Audio PLL (APLL)

Power Management

- 2.8 to 5.0 V VBAT supply
- On-chip Power-On Reset (POR) and Brown-Out Detector (BOD)
- Embedded buck (DC-DC) converter and LDO regulators
- Low power consumption:
 - Active mode RX: 85 mA
 - Active mode TX @ 17 dBm: 230 mA
 - Sleep mode: 238 µA
 - Deep sleep mode: 16 µA
 - Shutdown mode: 3.4 µA

Peripherals

- GPIOs: 48 in QFN80, 48 in QFN68
- 2x SPI
- 1x QSPI
- 3x UART: 1 with hardware flow control and flash download support
- 1x SDIO
- 2x I2C
- 1x full-speed USB (FS)
- 1x CAN controller with CAN FD
- 1x general-purpose DMA controller (GDMA) with 12 channels
- 1x DMA2D controller
- 1x display controller supporting RGB and 8080 interfaces
- 1x JPEG hardware encoder
- 1x JPEG hardware decoder

- 1x 8-bit CIS DVP interface
- 12x 32-bit PWM channel
- 1x I2S
- 2x audio ADC
- 2x audio DAC
- 1x four-band digital hardware equalizer
- 1x SBC accelerator
- 13-bit AUX ADC, up to 8 channels
- 6x 32-bit general-purpose timer
- 2x watchdog timer (WDT)
- 1x real-time counter (RTC)
- 1x IrDA
- 1x temperature sensor
- 1x touch sensor, up to 16 touch sensing I/Os

Packaging

- QFN80 package, 8 x 8 mm
- QFN68 package, 8 x 8 mm
- Operating temperature range: -40 to +105 °C

Applications

- HMI (Human Machine Interface) applications
- Home appliance
 - Refrigerator
 - Air conditioner
 - Thermostat
 - Washing machine
 - Robot cleaner
- Smart plug
- Smart lighting
 - Light bulb
 - Light switch
 - Ceiling light

- Stand light
- Others
 - Remote controller
 - Toy
 - Drone
 - Industrial terminal
 - Factory automation sensor/switch
 - Smart meter
 - Payment terminal
 - Industrial computer
 - Medical devices
 - Kitchen appliances
 - Home automation switch/sensor
 - Door lock
 - Door camera

2. Overview


The BK7256 is a highly integrated 1x1 single-band 2.4 GHz Wi-Fi 6 (802.11b/g/n/ax) and dual-mode Bluetooth 5.2 combo solution designed for applications that require high security and abundant resources. The integration of dual-core 32-bit RISC-V MCU and a comprehensive set of peripherals makes the BK7256 ideal for advanced Internet of Things (IoT) applications.

The BK7256 provides state-of-the-art security based on a powerful security architecture. It offers an isolated and immutable platform root of trust to provide security services, such as secure boot and cryptographic operations, to applications running on a non-secure processing environment.

Using advanced design techniques and ultra-low power process technology, the BK7256 delivers high integration and minimal power consumption for HMI applications, smart lighting, smart home, and other advanced IoT applications.

Figure 2-1 shows the general block diagram of BK7256.

Figure 2-1 BK7256 Block Diagram



The BK7256 devices are offered in two packages. The set of included peripherals varies depending on the package. Table 2-1 shows the list of peripherals available on each package.

Table 2-1 Device Options and Features

Feature		QFN80	QFN68
Flash		-	4 MB
PSRAM		8 MB	8 MB
GPIO		48	48
SPI	Master/Slave	2	2
QSPI		1	1
UART		3	3
SDIO		1	1
I2C	Master/Slave	2	2
USB		1	1
CAN		1	1
GDMA		1	1
DMA2D		1	1
DISPLAY		1	1
JPEG encoder		1	1
JPEG decoder		1	1
CIS DVP interface		1	1
PWM	PWM0–11	12	12
I2S	Master/Slave	1	1
Audio ADC		2	1
Audio DAC		Stereo	Mono
Digital equalizer		1	1
SBC accelerator		1	1
AUX ADC	13 bits	1	1
	Number of channels	8	8

Feature	QFN80	QFN68
General-purpose timer	6	6
Watchdog timer (WDT)	2	2
Real-time counter (RTC)	1	1
IrDA	1	1
Temperature sensor	1	1
Touch sensing I/O	16	16
Package	8 x 8 mm QFN80	8 x 8 mm QFN68
Operating voltage	2.8 to 5.0 V	
Operating temperature	-40 to +105 °C	

3. Pin Descriptions

The BK7256 provides Wi-Fi and Bluetooth functionality in two packages ranging from 68 pins to 80 pins.

3.1 QFN80 Pin Descriptions

Figure 3-1 shows the pin assignments of the 8 x 8 mm, 80-pin QFN package.

Figure 3-1 QFN80 Pin Assignments




Table 3-1 shows the pin descriptions of the QFN80 package.

Table 3-1 QFN80 Pin Descriptions

Pin #	Name	I/O	Type	Description
1	VCCRFFE	-	Analog input	RF receiver power supply
2	NC	-	NC	No connect
3	ANT	-	RF	2.4 GHz RF signal port
4	VCCPA	-	Analog input	RF PA power supply
5	VCCPAD	-	Analog input	RF PA driver power supply
6	VCCIF	-	Analog input	IF power supply
7	VSYS	-	Analog output	System LDO output
8	VDDDIG	-	Analog output	Digital LDO output
9	VDDAON	-	Analog output	Always-on LDO output
10	CEN	-	Analog input	Chip enable, active high
11	VIO	-	Analog output	IO buck/LDO output
12	VBAT	-	Power	Chip power supply
13	P12	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO12: general-purpose I/O UART0_RTS: request to send USB_DP: D+ TOUCH0: touch sensing I/O
14	P13	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO13: general-purpose I/O UART0_CTS: clear to send USB_DN: D- TOUCH1: touch sensing I/O
15	P25	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO25: general-purpose I/O IRDA: infrared data PWM5 (differential with PWM4) ADC1: analog input channel QSPI_IO1: data RGB565_DG4: green data
16	P28	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO28: general-purpose I/O WIFI_RX_EN: Wi-Fi receive enable

Pin #	Name	I/O	Type	Description
				<ul style="list-style-type: none"> I2S_MCLK: master clock ADC4: analog input channel TOUCH2: touch sensing I/O
17	P33	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO33: general-purpose I/O CIS_PXD1: data PWM7 (differential with PWM6) TOUCH7: touch sensing I/O 32K_XO: 32.768 kHz crystal output
18	P32	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO32: general-purpose I/O CIS_PXD0: data PWM6 (differential with PWM7) TOUCH6: touch sensing I/O 32K_XI: 32.768 kHz crystal input
19	P29	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO29: general-purpose I/O CIS_PCLK: pixel clock TOUCH3: touch sensing I/O
20	P27	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO27: general-purpose I/O CIS_MCLK: master clock CLK_AUXS: clock output derived from DCO/APLL/CLK_320M/CLK_480M QSPI_IO3: data
21	P30	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO30: general-purpose I/O CIS_HSYNC: horizontal synchronization TOUCH4: touch sensing I/O
22	P31	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO31: general-purpose I/O CIS_VSYNC: vertical synchronization TOUCH5: touch sensing I/O
23	P34	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO34: general-purpose I/O CIS_PXD2: data PWM8 (differential with PWM9) TOUCH8: touch sensing I/O
24	P35	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO35: general-purpose I/O CIS_PXD3: data PWM9 (differential with PWM8)

Pin #	Name	I/O	Type	Description
				<ul style="list-style-type: none"> TOUCH9: touch sensing I/O
25	P36	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO36: general-purpose I/O CIS_PXD4: data PWM10 (differential with PWM11) TOUCH10: touch sensing I/O
26	P37	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO37: general-purpose I/O CIS_PXD5: data PWM11 (differential with PWM10) TOUCH11: touch sensing I/O
27	P47	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO47: general-purpose I/O SPI0_MISO: master in slave out TOUCH15: touch sensing I/O RGB565_DB0: blue data 8080_DB0: data
28	P46	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO46: general-purpose I/O CAN_STBY: transceiver standby mode (active high) SPI0_MOSI: master out slave in TOUCH14: touch sensing I/O RGB565_DB1: blue data 8080_DB1: data
29	P7	I/O	Digital	<ul style="list-style-type: none"> GPIO7: general-purpose I/O WIFI_ACTIVE: Wi-Fi active PWM1 (differential with PWM0) I2S_SYNC: frame synchronization
30	P6	I/O	Digital	<ul style="list-style-type: none"> GPIO6: general-purpose I/O CLK13M: 26 MHz clock output (divide by 1/2/4/8) PWM0 (differential with PWM1) I2S_CLK: serial clock
31	P5	I/O	Digital	<ul style="list-style-type: none"> GPIO5: general-purpose I/O SPI1_MISO: master in slave out SD_DATA1: data
32	P4	I/O	Digital	<ul style="list-style-type: none"> GPIO4: general-purpose I/O

Pin #	Name	I/O	Type	Description
				<ul style="list-style-type: none"> SPI1_MOSI: master out slave in SD_DATA0: data
33	P3	I/O	Digital	<ul style="list-style-type: none"> GPIO3: general-purpose I/O SPI1_CSN: chip select SD_CMD: command/response
34	P2	I/O	Digital	<ul style="list-style-type: none"> GPIO2: general-purpose I/O SPI1_SCK: serial clock SD_CLK: clock
35	MICBIAS	-	Analog output	Microphone bias output
36	AUDRP	-	Analog output	Audio right channel positive output
37	AUDRN	-	Analog output	Audio right channel negative output
38	AUDLN	-	Analog output	Audio left channel negative output
39	AUDLP	-	Analog output	Audio left channel positive output
40	MICP2	-	Analog input	Microphone 2 positive input
41	MICN2	-	Analog input	Microphone 2 negative input
42	MICN1	-	Analog input	Microphone 1 negative input
43	MICP1	-	Analog input	Microphone 1 positive input
44	VDDRAM	-	Analog output	PSRAM LDO output
45	P38	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO38: general-purpose I/O CIS_PXD6: data TOUCH12: touch sensing I/O
46	P39	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO39: general-purpose I/O CIS_PXD7: data TOUCH13: touch sensing I/O
47	P19	I/O	Digital	<ul style="list-style-type: none"> GPIO19: general-purpose I/O SD_DATA3: data RGB565_DR4: red data 8080_CS: chip select
48	P14	I/O	Digital	<ul style="list-style-type: none"> GPIO14: general-purpose I/O SD_CLK: clock SPI0_SCK: serial clock

Pin #	Name	I/O	Type	Description
				<ul style="list-style-type: none"> BT_ANT0: Bluetooth antenna select RGB565_DCLK: clock output
49	P16	I/O	Digital	<ul style="list-style-type: none"> GPIO16: general-purpose I/O SD_DATA0: data SPI0_MOSI: master out slave in BT_ANT2: Bluetooth antenna select RGB565_DE: data enable
50	P15	I/O	Digital	<ul style="list-style-type: none"> GPIO15: general-purpose I/O SD_CMD: command/response SPI0_CSN: chip select BT_ANT1: Bluetooth antenna select RGB565_DISP_ON: display on enable
51	P17	I/O	Digital	<ul style="list-style-type: none"> GPIO17: general-purpose I/O SD_DATA1: data SPI0_MISO: master in slave out BT_ANT3: Bluetooth antenna select RGB565_HSYNC: horizontal synchronization
52	P18	I/O	Digital	<ul style="list-style-type: none"> GPIO18: general-purpose I/O SD_DATA2: data RGB565_VSYNC: vertical synchronization
53	P24	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO24: general-purpose I/O LPO_CLK: 32 kHz clock output PWM4 (differential with PWM5) ADC2: analog input channel QSPI_IO0: data RGB565_DG5: green data
54	P26	I/O	Digital	<ul style="list-style-type: none"> GPIO26: general-purpose I/O WIFI_TX_EN: Wi-Fi transmit enable QSPI_IO2: data RGB565_DG3: green data
55	P23	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO23: general-purpose I/O ADC3: analog input channel QSPI_CSN: chip select

Pin #	Name	I/O	Type	Description
				<ul style="list-style-type: none"> RGB565_DR0: red data 8080_RD: read enable
56	P22	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO22: general-purpose I/O CLK26M: 26 MHz clock output ADC5: analog input channel QSPI_CLK: serial clock RGB565_DR1: red data 8080_WR: write enable
57	P21	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO21: general-purpose I/O I2C0_SDA: serial data SWDIO: serial wire data ADC6: analog input channel RGB565_DR2: red data 8080_RS: data/command select
58	P20	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO20: general-purpose I/O I2C0_SCL: serial clock SWCLK: serial wire clock RGB565_DR3: red data 8080_RESET: reset
59	P45	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO45: general-purpose I/O CAN_RX: receive SPI0_CSN: chip select ADC11: analog input channel RGB565_DB2: blue data 8080_DB2: data
60	P44	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO44: general-purpose I/O CAN_TX: transmit SPI0_SCK: serial clock ADC10: analog input channel RGB565_DB3: blue data 8080_DB3: data
61	P43	I/O	Digital	<ul style="list-style-type: none"> GPIO43: general-purpose I/O I2C1_SDA: serial data I2S_DOUT: serial data output

Pin #	Name	I/O	Type	Description
				<ul style="list-style-type: none"> RGB565_DB4: blue data 8080_DB4: data
62	P42	I/O	Digital	<ul style="list-style-type: none"> GPIO42: general-purpose I/O I2C1_SCL: serial clock I2S_DIN: serial data input RGB565_DG0: green data 8080_DB5: data
63	P8	I/O	Digital	<ul style="list-style-type: none"> GPIO8: general-purpose I/O BT_ACTIVE: Bluetooth active PWM2 (differential with PWM3) I2S_DIN: serial data input
64	P9	I/O	Digital	<ul style="list-style-type: none"> GPIO9: general-purpose I/O BT_PRIORITY: Bluetooth priority PWM3 (differential with PWM2) I2S_DOUT: serial data output
65	P41	I/O	Digital	<ul style="list-style-type: none"> GPIO41: general-purpose I/O UART2_TX: transmit data output I2S_SYNC: frame synchronization RGB565_DG1: green data 8080_DB6: data
66	P40	I/O	Digital	<ul style="list-style-type: none"> GPIO40: general-purpose I/O UART2_RX: receive data input I2S_CLK: serial clock RGB565_DG2: green data 8080_DB7: data
67	WP_FLASH	-	Digital output	External flash write protect input
68	SO_FLASH	-	Digital input	External flash data output
69	CSN_FLASH	-	Digital output	External flash chip select
70	VDD_FLASH	-	Analog output	External flash power supply, typical 1.8 V
71	HOLD_FLASH	-	Digital output	External flash hold input
72	SCK_FLASH	-	Digital output	External flash clock input
73	SI_FLASH	-	Digital output	External flash data input

Pin #	Name	I/O	Type	Description
74	P10	I/O	Digital	<ul style="list-style-type: none"> GPIO10: general-purpose I/O DL_UART_RX: UART Flash download receive data input UART0_RX: receive data input SD_DATA2: data CLK_AUXS: clock output derived from DCO/APLL/CLK_320M/ CLK_480M
75	P11	I/O	Digital	<ul style="list-style-type: none"> GPIO11: general-purpose I/O DL_UART_TX: UART Flash download transmit data output UART0_TX: transmit data output SD_DATA3: data
76	P1	I/O	Digital	<ul style="list-style-type: none"> GPIO1: general-purpose I/O UART1_RX: receive data input I2C1_SDA: serial data SWDIO: serial wire data
77	P0	I/O	Digital	<ul style="list-style-type: none"> GPIO0: general-purpose I/O UART1_TX: transmit data output I2C1_SCL: serial clock SWCLK: serial wire clock
78	XI	-	Analog input	26 MHz crystal input
79	XO	-	Analog output	26 MHz crystal output
80	VCCPLL	-	Analog input	RF PLL power supply
Die pad	GND_SLUG	-	GND	Ground

3.2 QFN68 Pin Descriptions

Figure 3-2 shows the pin assignments of the 8 x 8 mm, 68-pin QFN package.

Figure 3-2 QFN68 Pin Assignments




Table 3-2 shows the pin descriptions of the QFN68 package.

Table 3-2 QFN68 Pin Descriptions

Pin #	Name	I/O	Type	Description
1	VCCRXFE	-	Analog input	RF receiver power supply
2	ANT	-	RF	2.4 GHz RF signal port
3	VCCPA	-	Analog input	RF PA power supply

Pin #	Name	I/O	Type	Description
4	VCCPAD	-	Analog input	RF PA driver power supply
5	VCCIF	-	Analog input	IF power supply
6	NC	-	NC	No connect
7	VSYS	-	Analog output	System LDO output
8	VDDDIG	-	Analog output	Digital LDO output
9	CEN	-	Analog input	Chip enable, active high
10	VIO	-	Analog output	IO buck/LDO output
11	SW	-	Analog output	Buck switch output
12	VBAT	-	Power	Chip power supply
13	P12	I/O	Digital/Analog	<ul style="list-style-type: none"> • GPIO12: general-purpose I/O • UART0_RTS: request to send • USB_DP: D+ • TOUCH0: touch sensing I/O
14	P13	I/O	Digital/Analog	<ul style="list-style-type: none"> • GPIO13: general-purpose I/O • UART0_CTS: clear to send • USB_DN: D- • TOUCH1: touch sensing I/O
15	P25	I/O	Digital/Analog	<ul style="list-style-type: none"> • GPIO25: general-purpose I/O • IRDA: infrared data • PWM5 (differential with PWM4) • ADC1: analog input channel • QSPI_IO1: data • RGB565_DG4: green data
16	P28	I/O	Digital/Analog	<ul style="list-style-type: none"> • GPIO28: general-purpose I/O • WIFI_RX_EN: Wi-Fi receive enable • I2S_MCLK: master clock • ADC4: analog input channel • TOUCH2: touch sensing I/O
17	P33	I/O	Digital/Analog	<ul style="list-style-type: none"> • GPIO33: general-purpose I/O • CIS_PXD1: data • PWM7 (differential with PWM6) • TOUCH7: touch sensing I/O



Pin #	Name	I/O	Type	Description
				<ul style="list-style-type: none">32K_XO: 32.768 kHz crystal output
18	P32	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO32: general-purpose I/OCIS_PXD0: dataPWM6 (differential with PWM7)TOUCH6: touch sensing I/O32K_XI: 32.768 kHz crystal input
19	P29	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO29: general-purpose I/OCIS_PCLK: pixel clockTOUCH3: touch sensing I/O
20	P27	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO27: general-purpose I/OCIS_MCLK: master clockQSPI_IO3: data
21	P30	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO30: general-purpose I/OCIS_HSYNC: horizontal synchronizationTOUCH4: touch sensing I/O
22	P31	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO31: general-purpose I/OCIS_VSYNC: vertical synchronizationTOUCH5: touch sensing I/O
23	P34	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO34: general-purpose I/OCIS_PXD2: dataPWM8 (differential with PWM9)TOUCH8: touch sensing I/O
24	P35	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO35: general-purpose I/OCIS_PXD3: dataPWM9 (differential with PWM8)TOUCH9: touch sensing I/O
25	P36	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO36: general-purpose I/OCIS_PXD4: dataPWM10 (differential with PWM11)TOUCH10: touch sensing I/O
26	P37	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO37: general-purpose I/OCIS_PXD5: dataPWM11 (differential with PWM10)TOUCH11: touch sensing I/O

Pin #	Name	I/O	Type	Description
27	P47	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO47: general-purpose I/O SPI0_MISO: master in slave out TOUCH15: touch sensing I/O RGB565_DB0: blue data 8080_DB0: data
28	P46	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO46: general-purpose I/O CAN_STBY: transceiver standby mode (active high) SPI0_MOSI: master out slave in TOUCH14: touch sensing I/O RGB565_DB1: blue data 8080_DB1: data
29	P7	I/O	Digital	<ul style="list-style-type: none"> GPIO7: general-purpose I/O WIFI_ACTIVE: Wi-Fi active PWM1 (differential with PWM0) I2S_SYNC: frame synchronization
30	P6	I/O	Digital	<ul style="list-style-type: none"> GPIO6: general-purpose I/O CLK13M: 26 MHz clock output (divide by 1/2/4/8) PWM0 (differential with PWM1) I2S_CLK: serial clock
31	P5	I/O	Digital	<ul style="list-style-type: none"> GPIO5: general-purpose I/O SPI1_MISO: master in slave out SD_DATA1: data
32	P4	I/O	Digital	<ul style="list-style-type: none"> GPIO4: general-purpose I/O SPI1_MOSI: master out slave in SD_DATA0: data
33	P3	I/O	Digital	<ul style="list-style-type: none"> GPIO3: general-purpose I/O SPI1_CSN: chip select SD_CMD: command/response
34	P2	I/O	Digital	<ul style="list-style-type: none"> GPIO2: general-purpose I/O SPI1_SCK: serial clock SD_CLK: clock
35	AUDLN	-	Analog output	Audio left channel negative output



Pin #	Name	I/O	Type	Description
36	AUDLDP	-	Analog output	Audio left channel positive output
37	MICN1	-	Analog input	Microphone 1 negative input
38	MICP1	-	Analog input	Microphone 1 positive input
39	VDDRAM	-	Analog output	PSRAM LDO output
40	P38	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO38: general-purpose I/OCIS_PXD6: dataTOUCH12: touch sensing I/O
41	P39	I/O	Digital/Analog	<ul style="list-style-type: none">GPIO39: general-purpose I/OCIS_PXD7: dataTOUCH13: touch sensing I/O
42	P19	I/O	Digital	<ul style="list-style-type: none">GPIO19: general-purpose I/OSD_DATA3: dataRGB565_DR4: red data8080_CS: chip select
43	P14	I/O	Digital	<ul style="list-style-type: none">GPIO14: general-purpose I/OSD_CLK: clockSPI0_SCK: serial clockBT_ANT0: Bluetooth antenna selectRGB565_DCLK: clock output
44	P16	I/O	Digital	<ul style="list-style-type: none">GPIO16: general-purpose I/OSD_DATA0: dataSPI0_MOSI: master out slave inBT_ANT2: Bluetooth antenna selectRGB565_DE: Data enable
45	P15	I/O	Digital	<ul style="list-style-type: none">GPIO15: general-purpose I/OSD_CMD: command/responseSPI0_CSN: chip selectBT_ANT1: Bluetooth antenna selectRGB565_DISP_ON: display on enable
46	P17	I/O	Digital	<ul style="list-style-type: none">GPIO17: general-purpose I/OSD_DATA1: dataSPI0_MISO: master in slave outBT_ANT3: Bluetooth antenna select

Pin #	Name	I/O	Type	Description
				<ul style="list-style-type: none"> RGB565_HSYNC: horizontal synchronization
47	P18	I/O	Digital	<ul style="list-style-type: none"> GPIO18: general-purpose I/O SD_DATA2: data RGB565_VSYNC: vertical synchronization
48	P24	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO24: general-purpose I/O LPO_CLK: 32 kHz clock output PWM4 (differential with PWM5) ADC2: analog input channel QSPI_IO0: data RGB565_DG5: green data
49	P26	I/O	Digital	<ul style="list-style-type: none"> GPIO26: general-purpose I/O WIFI_TX_EN: Wi-Fi transmit enable QSPI_IO2: data RGB565_DG3: green data
50	P23	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO23: general-purpose I/O ADC3: analog input channel QSPI_CSN: chip select RGB565_DR0: red data 8080_RD: read enable
51	P22	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO22: general-purpose I/O CLK26M: 26 MHz clock output ADC5: analog input channel QSPI_CLK: serial clock RGB565_DR1: red data 8080_WR: write enable
52	P21	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO21: general-purpose I/O I2C0_SDA: serial data SWDIO: serial wire data ADC6: analog input channel RGB565_DR2: red data 8080_RS: data/command select
53	P20	I/O	Digital/Analog	<ul style="list-style-type: none"> GPIO20: general-purpose I/O I2C0_SCL: serial clock

Pin #	Name	I/O	Type	Description
				<ul style="list-style-type: none"> • SWCLK: serial wire clock • RGB565_DR3: red data • 8080_RESET: reset
54	P45	I/O	Digital/Analog	<ul style="list-style-type: none"> • GPIO45: general-purpose I/O • CAN_RX: receive • SPI0_CSN: chip select • ADC11: analog input channel • RGB565_DB2: blue data • 8080_DB2: data
55	P44	I/O	Digital/Analog	<ul style="list-style-type: none"> • GPIO44: general-purpose I/O • CAN_TX: transmit • SPI0_SCK: serial clock • ADC10: analog input channel • RGB565_DB3: blue data • 8080_DB3: data
56	P43	I/O	Digital	<ul style="list-style-type: none"> • GPIO43: general-purpose I/O • I2C1_SDA: serial data • I2S_DOUT: serial data output • RGB565_DB4: blue data • 8080_DB4: data
57	P42	I/O	Digital	<ul style="list-style-type: none"> • GPIO42: general-purpose I/O • I2C1_SCL: serial clock • I2S_DIN: serial data input • RGB565_DG0: green data • 8080_DB5: data
58	P8	I/O	Digital	<ul style="list-style-type: none"> • GPIO8: general-purpose I/O • BT_ACTIVE: Bluetooth active • PWM2 (differential with PWM3) • I2S_DIN: serial data input
59	P9	I/O	Digital	<ul style="list-style-type: none"> • GPIO9: general-purpose I/O • BT_PRIOPRITY: Bluetooth priority • PWM3 (differential with PWM2) • I2S_DOUT: serial data output

Pin #	Name	I/O	Type	Description
60	P41	I/O	Digital	<ul style="list-style-type: none"> GPIO41: general-purpose I/O UART2_TX: transmit data output I2S_SYNC: frame synchronization RGB565_DG1: green data 8080_DB6: data
61	P40	I/O	Digital	<ul style="list-style-type: none"> GPIO40: general-purpose I/O UART2_RX: receive data input I2S_CLK: serial clock RGB565_DG2: green data 8080_DB7: data
62	P10	I/O	Digital	<ul style="list-style-type: none"> GPIO10: general-purpose I/O DL_UART_RX: UART Flash download receive data input UART0_RX: receive data input SD_DATA2: data CLK_AUXS: clock output derived from DCO/APL/CLK_320M/CLK_480M
63	P11	I/O	Digital	<ul style="list-style-type: none"> GPIO11: general-purpose I/O DL_UART_TX: UART Flash download transmit data output UART0_TX: transmit data output SD_DATA3: data
64	P1	I/O	Digital	<ul style="list-style-type: none"> GPIO1: general-purpose I/O UART1_RX: receive data input I2C1_SDA: serial data SWDIO: serial wire data
65	P0	I/O	Digital	<ul style="list-style-type: none"> GPIO0: general-purpose I/O UART1_TX: transmit data output I2C1_SCL: serial clock SWCLK: serial wire clock
66	XI	-	Analog input	26 MHz crystal input
67	XO	-	Analog output	26 MHz crystal output
68	VCCPLL	-	Analog input	RF PLL power supply
Die pad	GND_SLUG	-	GND	Ground

3.3 Pin Multiplexing

Table 3-3 shows the pin mux functions of GPIOs.

Table 3-3 Pin Multiplexing

GPIO	Flash Download	Alternate Functions				
		AF1	AF2	AF3	AF4	AF5
	UART	UART1/SPI1/Clock/ PTA/UART0/SDIO/ I2C0/IrDA/Wi-Fi TX/RX Enable/CIS DVP/UART2/I2C1/ CAN	I2C1/SDIO/PWM/ USB/SPI0/SWD/ Clock/I2S	SWD/I2S/Clock/ ANT Select/AUX ADC	TOUCH/QSPI	DISPLAY
GPIO0		UART1_TX	I2C1_SCL	SWCLK		
GPIO1		UART1_RX	I2C1_SDA	SWDIO		
GPIO2		SPII_SCK	SD_CLK			
GPIO3		SPII_CSNN	SD_CMD			
GPIO4		SPII_MOSI	SD_DATA0			
GPIO5		SPII_MISO	SD_DATA1			
GPIO6		CLK13M	PWM0	I2S_CLK		
GPIO7		WIFI_ACTIVE	PWM1	I2S_SYNC		
GPIO8		BT_ACTIVE	PWM2	I2S_DIN		
GPIO9		BT_PRIOPRITY	PWM3	I2S_DOUT		
GPIO10	DL_UART_RX	UART0_RX	SD_DATA2	CLK_AUXS		
GPIO11	DL_UART_TX	UART0_TX	SD_DATA3			
GPIO12		UART0_RTS	USB_DP		TOUCH0	
GPIO13		UART0_CTS	USB_DN		TOUCH1	
GPIO14		SD_CLK	SPI0_SCK	BT_ANT0		RGB565_DCLK
GPIO15		SD_CMD	SPI0_CSNN	BT_ANT1		RGB565_DISP_ON
GPIO16		SD_DATA0	SPI0_MOSI	BT_ANT2		RGB565_DE
GPIO17		SD_DATA1	SPI0_MISO	BT_ANT3		RGB565_HSYNC
GPIO18		SD_DATA2				RGB565_VSYNC



GPIO	Flash Download	Alternate Functions				
		AF1	AF2	AF3	AF4	AF5
		UART1/SPI1/Clock/ PTA/UART0/SDIO/ I2C0/IrDA/Wi-Fi TX/RX Enable/CIS DVP/UART2/I2C1/ CAN	I2C1/SDIO/PWM/ USB/SPI0/SWD/ Clock/I2S	SWD/I2S/Clock/ ANT Select/AUX ADC	TOUCH/QSPI	DISPLAY
GPIO19		SD_DATA3				RGB565_DR4/8080_CS
GPIO20		I2C0_SCL	SWCLK			RGB565_DR3/8080_RESET
GPIO21		I2C0_SDA	SWDIO	ADC6		RGB565_DR2/8080_RS
GPIO22		CLK26M		ADC5	QSPI_CLK	RGB565_DR1/8080_WR
GPIO23				ADC3	QSPI_CSN	RGB565_DR0/8080_RD
GPIO24		LPO_CLK	PWM4	ADC2	QSPI_IO0	RGB565_DG5
GPIO25		IRDA	PWM5	ADC1	QSPI_IO1	RGB565_DG4
GPIO26		WIFI_TX_EN			QSPI_IO2	RGB565_DG3
GPIO27		CIS_MCLK	CLK_AUXS		QSPI_IO3	
GPIO28		WIFI_RX_EN	I2S_MCLK	ADC4	TOUCH2	
GPIO29		CIS_PCLK			TOUCH3	
GPIO30		CIS_HSYNC			TOUCH4	
GPIO31		CIS_VSYNC			TOUCH5	
GPIO32		CIS_PXD0	PWM6		TOUCH6	
GPIO33		CIS_PXD1	PWM7		TOUCH7	
GPIO34		CIS_PXD2	PWM8		TOUCH8	
GPIO35		CIS_PXD3	PWM9		TOUCH9	
GPIO36		CIS_PXD4	PWM10		TOUCH10	
GPIO37		CIS_PXD5	PWM11		TOUCH11	
GPIO38		CIS_PXD6			TOUCH12	
GPIO39		CIS_PXD7			TOUCH13	
GPIO40		UART2_RX	I2S_CLK			RGB565_DG2/8080_DB7
GPIO41		UART2_TX	I2S_SYNC			RGB565_DG1/8080_DB6



GPIO	Flash Download	Alternate Functions				
		AF1	AF2	AF3	AF4	AF5
		UART1/SPI1/Clock/ PTA/UART0/SDIO/ I2C0/IrDA/Wi-Fi TX/RX Enable/CIS DVP/UART2/I2C1/ CAN	I2C1/SDIO/PWM/ USB/SPI0/SWD/ Clock/I2S	SWD/I2S/Clock/ ANT Select/AUX ADC	TOUCH/QSPI	DISPLAY
GPIO42		I2C1_SCL	I2S_DIN			RGB565_DB0/8080_DB5
GPIO43		I2C1_SDA	I2S_DOUT			RGB565_DB4/8080_DB4
GPIO44		CAN_TX	SPI0_SCK	ADC10		RGB565_DB3/8080_DB3
GPIO45		CAN_RX	SPI0_CSN	ADC11		RGB565_DB2/8080_DB2
GPIO46		CAN_STBY	SPI0_MOSI		TOUCH14	RGB565_DB1/8080_DB1
GPIO47			SPI0_MISO		TOUCH15	RGB565_DB0/8080_DB0

4. Functional Description

4.1 Wi-Fi/Bluetooth Transceiver

The BK7256 integrates a high-performance Wi-Fi/Bluetooth transceiver. On the receive side, the incorporated low noise amplifier (LNA) amplifies the single-ended input and converts the amplified signal into differential outputs to achieve a better noise and linearity trade-off. On the transmit side, the differential outputs to the power amplifier (PA) are combined and converted to a single-ended output via the on-chip balun. This enables transmit and receive operations with only one ANT pin connected to the antenna. The communication range can be extended by configuring GPIO26 and GPIO28 as TX_EN and RX_EN function to control external PA and LNA. The frequency synthesizer is fully integrated, eliminating the need for any external components.

4.2 Bluetooth/Wi-Fi Coexistence

The built-in packet traffic arbitration (PTA) ensures stable Bluetooth and Wi-Fi dual connectivity and enables efficient sharing of over-the-air resources.

4.3 Clock Management

The primary clock sources available in the BK7256 are as follows:

- High-frequency clocks
 - 26 MHz crystal oscillator: it outputs clock signal XTALH
 - 26–360 MHz internal digitally controlled oscillator (DCO): it outputs clock signal CLK_DCO
 - Digital PLL (DPLL): it generates 320 MHz clock CLK_320M and 480 MHz clock CLK_480M
- Low-frequency clocks
 - 32 kHz crystal oscillator: it outputs clock signal XTALL
 - 32 kHz internal ring oscillator (ROSC): it outputs clock signal CLK_ROSC
- Audio clock
 - Audio PLL (APLL): its default frequency is 98.304 MHz, and it outputs clock signal CLK_APLL

The system generates a low-power clock source LPO_CLK for standby. The LPO_CLK can be selected from the following clocks:

- 32 kHz crystal oscillator XTALL
- 32 kHz clock signal derived from 26 MHz crystal oscillator

- 32 kHz internal oscillator ROSC

The BK7256 also has a clock output capability, which allows clock signals to be output to external components through GPIOs. GPIOs can output the following clock signals:

- CLK26M: high-frequency crystal clock CLK_XTAL, generally 26 MHz
- CLK13M: clock derived from CLK_XTAL (factor 1/2/4/8)
- LPO_CLK: LPO_CLK clock
- CLK_AUXS: clock derived from DCO/APLL/CLK_320M/CLK_480M
- I2S_MCLK: reference clock for external audio codec, derived from APLL
- CIS_MCLK: reference clock for external CMOS image sensor (CIS)

4.4 Reset

A reset can be triggered by the following sources: power-on reset, brown-out reset, watchdog reset, and wake-up from shutdown mode or deep sleep mode.

System power-on reset, digital power-on reset, and watchdog reset have the same reset effect on all blocks, except for the always-on logic. Any of these three resets can reset the whole chip to its initial state. The always-on logic has a 32-bit timer and a 16-bit retention register, which can only be reset to initial values by a system power-on reset.

Wake-up from either shutdown mode or deep sleep mode will power on digital from power-down mode, which triggers the whole system reset procedure.

4.5 Power Management

4.5.1 Power Scheme

The power management system on the BK7256 includes a buck converter and several internal LDO regulators to provide voltage and noise isolation to various parts of the chip.


The VBAT is the external main chip supply ranging from 2.8 to 5.0 V. The VBAT generates VIO through the IO buck converter or the IO LDO regulator (default). In addition to being the power supply for Wi-Fi PA, VIO is also the input supply of other LDOs. These LDOs generate the following main power supplies:

- VSYS: power supply for RF/analog modules. It is externally connected to VCCPLL/VCCRFFE/VCCIF to supply power to Wi-Fi/Bluetooth transceiver, and internally provides power supply to DPLL, XTAL, AUX ADC, USB, and AUDIO directly.

- VDDDIG: power supply for digital logic. It provides power supply for the processor, memory, Wi-Fi and Bluetooth baseband, as well as various peripherals.
- VDDAON: power supply for always-on (AON) logic. The AON logic, such as GPIOs, AON watchdog, RTC, and control logic of deep sleep wake-up, keeps working in deep sleep mode (VDDDIG off).
- VDDRAM: power supply for Flash and PSRAM.

Figure 4-1 shows the power distribution of BK7256.


Figure 4-1 Internal Power Distribution



Note: For buck mode, it is recommended that the VBAT voltage be greater than 3.6 V.

Note: Outputs from the buck converter and LDO regulators require proper bypass capacitors to reduce supply noise. Please refer to the hardware schematic for details on selecting bypass capacitors.

Figure 4-2 shows the power-up sequence of BK7256.

Figure 4-2 BK7256 Power-up Sequence

Table 4-1 Timing Parameters of Power-up Sequence

Parameter	Description	Min.	Typ.	Max.	Unit
V _{POR}	VBAT POR threshold	2.5	2.65	2.8	V
T ₀	VBAT ready time	200	-	-	μs
T ₁	IO LDO output ready time	150	-	-	μs
T ₂	AON LDO output ready time	-	2.5	5	ms
T ₃	Digital/system LDO output ready time	-	2.5	5	ms

Parameter	Description	Min.	Typ.	Max.	Unit
T ₄	XTALH stable time	-	250	500	μs

4.5.2 Power Modes

The BK7256 supports three low-power modes except active mode, namely shutdown mode, deep sleep mode, and sleep mode, among which the shutdown mode has the lowest power consumption.

Shutdown Mode: All circuits are turned off. A high level on the CEN pin will bring the system to active mode.

Deep Sleep Mode: All circuits are powered down except the AON logic. GPIO interrupts, RTC interrupts, or touch sensing I/O pins can power up the system again. Retention registers can keep their contents.

Sleep Mode: The MCU and all digital logic stop their clocks, and their power supply decreases to a much lower retention voltage, which results in a much lower current. GPIO interrupts, RTC interrupts, touch sensing I/O pins, or interrupts triggered by Wi-Fi/Bluetooth MAC low-power counters can bring the system back to active mode with normal voltage.

Active Mode: The MCU is active, and all peripherals are available.

4.6 General-purpose I/Os (GPIO)

The BK7256 has up to 48 GPIOs, which can be configured as either input or output. All GPIOs are shared with alternate functions. Table 3-3 Pin Multiplexing provides the mux functions of GPIOs.

The main features of GPIOs include:

- Push-pull
- Internal pull-up/down resistors
- Configurable drive strength
- Alternate function
- Interrupt generation:
 - High or low level
 - Rising or falling edge

4.7 SPI Interfaces (SPI)

The BK7256 integrates two SPI interfaces that can operate in master or slave mode. The SPI interfaces allow a clock frequency up to 30 MHz in both master and slave modes.

The SPI interfaces support the following features:

- 4-wire or 3-wire full-duplex synchronous communication
- Configurable 8-bit or 16-bit data width
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- Embedded 64-depth RX FIFO and 64-depth TX FIFO with DMA capability

4.8 Quad SPI Interface (QSPI)

The BK7256 embeds a Quad SPI interface that provides support for communicating with external flash, PSRAM, or AMOLED display. The QSPI interface allows communicating up to 80 MHz.

The features of the QSPI interface are listed below:

- Single, dual, or quad SPI input/output
- Two functional modes: indirect mode and memory-mapped mode
- Fully programmable opcode and frame format
- Integrated RX FIFO and TX FIFO
- Supports 8, 16, and 32-bit data accesses

4.9 UART Interfaces (UART)

The BK7256 includes three universal asynchronous receiver/transmitter (UART) interfaces, which support full-duplex, asynchronous serial communication at a baud rate up to 2 Mbps.

The UART interfaces offer the features below:

- Configurable data length (5, 6, 7, or 8 bits)
- Even, odd, or none parity check
- Programmable stop bits (1 or 2 bits)
- Each UART embeds a 128-byte TX FIFO and a 128-byte RX FIFO. FIFO mode is disabled by default and can be enabled by software.
- Hardware flow control with RTS and CTS signals (UART0)
- Flash download (UART0)

4.10 SDIO Interface (SDIO)

A secure digital input/output (SDIO) host/slave interface is available on the BK7256. It can be used as a host to read external SD cards or used by an external host as a slave to communicate with chips. The SDIO interface allows a maximum clock speed of 80 MHz.

The SDIO features include the following:

- SD memory card specification version 2.0 compliant
- SDIO card specification version 2.0 compliant
- Two data bus modes: 1-bit mode (default) and 4-bit mode
- Data transfer up to 40 Mbyte/s for the host mode and 20 Mbyte/s for the slave mode
- Supports DMA capability, allowing high-speed transfer without CPU load

4.11 I2C Interfaces (I2C)

I2C is a popular inter-IC interface that requires only two bus lines, the serial data line (SDA) and the serial clock line (SCL). The BK7256 embeds two I2C interfaces, which can operate in master or slave mode.

The features of the I2C interfaces are listed below:

- Master and slave modes
- Standard mode (up to 100 kbps)
- Fast mode (up to 400 kbps)
- 7-bit and 10-bit addressing
- Bus idle and SCL low timeout condition detection

4.12 USB Controller (USB)

The BK7256 embeds a USB full-speed controller with an integrated transceiver. It can operate as a host or a device.

The USB controller features are the following:

- Compliant with the Universal Serial Bus Specification Rev 1.1 and 2.0
- Full-speed (FS) operation (up to 12 Mbps)
- One bidirectional control endpoint0
- Seven IN/OUT endpoints configurable to support bulk, interrupt or isochronous data transfer
- A FIFO of 2 Kbytes configurable to be allocated to 8 endpoints

4.13 CAN Controller (CAN)

The BK7256 embeds a Controller Area Network (CAN) controller that uses the basic CAN principle and meets all constraints of the CAN-specification 2.0B active. Furthermore, the CAN controller can be configured to meet the specification of CAN with flexible data rate CAN FD. CAN 2.0 carries a data payload up to 8 bytes and CAN FD up to 64 bytes.

The CAN controller supports two operating modes, normal and standby, which can be selected via the CAN_STBY pin. If a high level is applied to the CAN_STBY pin, the external transceiver enters the standby mode.

4.14 GDMA Controller (GDMA)

The BK7256 has a general-purpose DMA controller (GDMA) with 12 DMA channels to unload CPU activity. The 12 channels are shared by peripherals that have DMA capabilities.

The GDMA controller can perform single block transfers and repeated block transfers. Data width for destination and source can be configured as 8 bits (byte), 16 bits (half-word), or 32 bits (word). It allows peripheral to memory, memory to memory, and memory to peripheral data transfers at a high speed.

A selection of peripherals on the BK7256 have DMA capabilities, including UART0, SPI0, SDIO, UART1, UART2, SPI1, USB, AUDIO, I2S, DISPLAY, and JPEG encoder.

4.15 DMA2D Controller (DMA2D)

The BK7256 has a specialized DMA controller (DMA2D) dedicated to image processing, offering direct memory transfer and 2D graphical acceleration without CPU intervention. It can perform the following operations:

- Filling a part or the whole of a destination image with a fixed color
- Copying a part or the whole of a source image into a part or the whole of a destination image
- Copying a part or the whole of a source image into a part or the whole of a destination image with a pixel format conversion
- Blending a part or two complete source images with a different pixel format and copying the result into a part or the whole of a destination image with a different color format

The DMA2D controller supports six operating modes:

- Register to memory
- Memory to memory
- Memory to memory with pixel format conversion
- Memory to memory with pixel format conversion and blending

- Memory to memory with pixel format conversion, blending and fixed color foreground layer
- Memory to memory with pixel format conversion, blending and fixed color background layer

Up to 11 color modes are supported from 4-bit up to 32-bit per pixel with indexed or direct color coding. Five output color modes including RGB and ARGB are supported. The DMA2D features dedicated memories for color lookup table (CLUT) storage.

An interrupt can be generated on the following events:

- Transfer error
- Transfer completion
- Watermark on a user programmable destination line
- CLUT transfer error
- CLUT transfer completion
- Configuration error

4.16 Display Controller (DISPLAY)

The TFT LCD display controller (DISPLAY) provides a parallel digital RGB (Red, Green, Blue) and outputs all signals to interfaces of various LCD and TFT panels. It supports both RGB and Intel 8080 interfaces.

The DISPLAY controller has the following features:

- Supports RGB and Intel 8080 interfaces
- RGB interface: up to 16-bit RGB parallel pixel output
- 8080 interface: up to 8-bit data output
- Two input color formats:
 - RGB565
 - YUV422
- One output color format for RGB interface: RBG565
- One output color format for 8080 interface: 8-bit RGB565
- RGB interface and 8080 interface share a FIFO (512 x 32-bit)
- Programmable clocks for different display panels
- Up to five programmable interrupt events
- Configurable window position and size
- AHB master interface with burst of 64 words

4.17 JPEG Encoder/Decoder

The BK7256 includes a JPEG encoder and a JPEG decoder for encoding and decoding JPEG streams. The JPEG encoder provides a small hardware compressor for JPEG images, while the decoder provides a decompression accelerator for JPEG images. Additionally, the JPEG encoder supports up to 32 programmable quantization tables.

4.18 CMOS Image Sensor Interface (CIS)

The CMOS Image Sensor (CIS) Digital Video Port (DVP) interface provides an 8-bit parallel interface to sensors, together with master clock (MCLK), pixel clock (PCLK), horizontal SYNC (Hsync), and vertical SYNC (Vsync) signals.

The input from the YUV sensor is directly fed to the hardware JPEG encoder, and the output of the JPEG encoder is directly written to the data memory by a dedicated DMA channel.

The CIS interface features include:

- 8-bit parallel interface
- Programmable polarity for pixel clock and synchronization signals
- Crop feature
- Data formats supported:
 - YCbCr 4:2:2 (YUYV, UYVY, YYUV, and UVYY)
 - RGB565

4.19 PWM Groups (PWMG)

The BK7256 has two PWM groups, PWMG0 and PWMG1. Each PWMG includes six 32-bit up-counters driven by three 8-bit programmable prescalers.

Each PWMG module provides three pairs of PWM channels. Each channel can work independently (arbitrary waveform configuration), or two channels can be paired (waveforms completely opposite, timing aligned).

The main features of one PWM module are listed here:

- 32-bit up counter
- The counter increases in one direction and automatically continues counting from 0 when it overflows to the maximum value.
- Fixed PWM base frequency with 8-bit programmable prescalers (factor between 1 and 256)
- Six channels, each supports four modes:
 - PWM mode

- Timer mode
- Counter mode
- Capture mode
- Each channel can be enabled individually, and the mode of each channel can be configured individually.
- Configurable PWM period and duty cycle for each PWM channel
- Capable of continuous counting between two rising edges, two falling edges, or any two edges in capture mode
- The real-time count value can be read in timer mode.

4.20 I2S Interface (I2S)

The BK7256 integrates an I2S interface that supports master and slave modes with a sampling rate from 8 kHz to 384 kHz. The I2S interface supports both PCM mono channel and I2S stereo channel modes.

Listed here are the I2S features:

- Master or slave mode
- Full duplex or half-duplex communication
- Various sampling rates
- 12-bit programmable prescaler
- Programmable clock polarity
- Multiple I2S protocols supported:
 - I2S Philips standard
 - MSB-Justified standard (Left-Justified)
 - LSB-Justified standard (Right-Justified)
 - PCM standard
- Programmable data order with LSB first or MSB first
- Programmable data width between 1 and 32 bits
- Integrated 32-bit RX FIFO and 32-bit TX FIFO, both with a depth of 32 x 3 channels
- Master clock can be output to drive external audio devices.

4.21 Audio Peripherals

The BK7256 comes with a rich set of audio peripherals to enhance the listening experience. The chip includes a four-band digital equalizer, two analog-to-digital converters (ADC), two digital-to-analog converters (DAC), two microphone input amplifiers and a bias generator, two audio amplifiers, and an SBC decoder accelerator.

4.21.1 Four-band Digital Equalizer

A dedicated four-band digital equalizer is implemented prior to digital-to-analog conversion, allowing the user to customize the frequency response of the audio output. The equalizer is implemented in hardware to reduce overall chip power consumption.

4.21.2 Audio ADCs and DACs

The BK7256 contains two 16-bit ADCs with a sampling rate of 8 kHz, 16 kHz, 44.1 kHz, or 48 kHz. The chip also integrates two 16-bit DACs with a sampling rate of 8 kHz, 16 kHz, 44.1 kHz, or 48 kHz.

4.21.3 Microphone Input Amplifiers and Bias Generator

The BK7256 contains two fully differential analog microphone input amplifiers and a low-noise microphone bias generator, allowing the microphone to interface with passive resistors and capacitors.

The microphone signal can be amplified with the amplifier over a 0 to 32 dB gain range with a 2 dB step size.

4.21.4 Audio Amplifiers

The BK7256 provides two high-quality audio amplifiers capable of driving 16 Ω speakers with load capacitance up to 30 pF.

4.22 Auxiliary ADC (AUX ADC)

The auxiliary ADC (AUX ADC) is a 13-bit successive approximation analog-to-digital converter. The AUX ADC has multiple external analog input channels and internal dedicated channels. The AUX ADC supports A/D conversion performed in one-shot, software control, or continuous mode.

The AUX ADC module has the following features:

- Programmable sampling rate from 12.5 kHz to 650 kHz
- 13-bit resolution
- Up to eight external analog input channels: ADC1/2/3/4/5/6/10/11
- Four internal dedicated channels:
 - VBAT monitoring channel (VBAT*0.4), connected to ADC0
 - Internal temperature sensor (TEMP), connected to ADC7
 - TSSIO, connected to ADC8
 - Touch OUT_TD, connected to ADC9

- Conversion modes:
 - One-shot mode
 - Software control mode
 - Continuous mode

4.23 Timer Groups (TIMG)

The BK7256 includes two general-purpose timer groups (TIMG). Each group has three 32-bit timers. Each group consists of three 32-bit counters driven by a 4-bit prescaler.

Each TIMG module has the following features:

- Three timers (Timer0/1/2)
- Three 32-bit up counters
- 4-bit prescaler, factor between 1 and 16
- Capable of reading the real-time value of the counter

4.24 Watchdog Timers (WDT)

The BK7256 has two watchdog timers, the main domain watchdog timer (DWDT) and the always-on domain watchdog timer (AWDT). The purpose of the watchdog timers is to detect and recover from failures or malfunctions. The watchdog timers trigger a reset on expiry of a specified time period.

The DWDT runs on the 32 kHz LPO_CLK clock (factor 2/4/8/16) and has a maximum programmable period of up to 32.768 ($2^{16}/2$ kHz) seconds. The AWDT runs on the ROSC and has a maximum programmable period of up to 65.536 ($2^{16}/1$ kHz) seconds.

4.25 Real-time Counter (RTC)

The real-time counter (RTC) module features a 32-bit counter and a tick event generator. The RTC runs on the 32 kHz LPO_CLK clock. It is used for low-power timing, and it can keep running even when the system is in deep sleep mode.

4.26 IrDA Interface (IrDA)

The BK7256 embeds a hardware IrDA interface that supports waveform analysis and waveform generation. It monitors the start of infrared signals, records the sequence of infrared waveforms, stores the waveforms in the RX FIFO for software

analysis, and writes the waveforms to be sent to the TX FIFO when sending, thereby enabling the analysis and transmission of any infrared protocol.

The IrDA has the following features:

- Single-duplex mode
- Carrier modulation for transmission
- Integrated 512-byte RX FIFO and 512-byte TX FIFO

4.27 Temperature Sensor

The BK7256 integrates an on-chip temperature sensor that can measure on-chip temperature over -40 to +125 °C with an accuracy of ±5 °C. The digital results can be read from the ADC.

Usually, the software initiates the calibration of a specific module based on the temperature value, narrowing the difference in chip performance at different temperatures. The host can also read the on-chip temperature and decide whether to reduce transmit power or suspend operation at high temperatures.

4.28 Touch Sensor (TOUCH)

The BK7256 has up to 16 capacitive sensing I/Os, which immediately detect capacitance changes induced by touch or proximity of objects.

4.29 Secure Element

The BK7256 provides state-of-the-art security based on a powerful security architecture. It offers platform Root of Trust (RoT) based on an isolated Secure Element (SE). SE is a module that protects valuable assets, such as secret keys for embedded security sensitive applications in a Trusted Execution Environment (TEE). Using a dedicated hardware module increases security level and performance compared to a cryptographic software library.

The eFuse, ROM, and other memories inside SE allow for the secure storage of key material and other security sensitive data (assets). With functions including key derivation, non-volatile countermanagement, secure storage, asset management, and a variety of cipher and hash operations, SE acts as a vault within the embedded system. The assets are referenced by authorized users, which increases security and prevents unauthorized use and abuse.

SE embeds hardware implementations of cryptographic algorithms that support various operations and modes required by applications in a TEE.

The SE inside BK7256 is FIPS 140-2 Level 2 certified and supports all security features required for FIPS 140-2 Level 2 certification. It embeds the following algorithms:

- RSA, ECDSA
- DRBG
- Triple-DES (ECB, CBC)
- AES (ECB, CBC, CTR, XTS)
- AES-CCM, AES-CMAC
- HMAC, SHS for SHA-1, SHA-224/256, and SHA-384/512
- SM2, SM3, SM4
- Poly1305, Chacha20
- KDF

Asset Store

The Asset Store is a securely managed memory that can store sensitive security parameters. The memory is on-chip SRAM embedded in the SE.

- Employs a safe-deposit box system that only allows asset use according to the associated ownership and policy of the asset
- Ownership keeps assets from different applications and different Hosts separated:
 - CPU Identity: 2-bit and 1-bit Normal/Secure world
 - Application Identity: 32 bits
 - Application Long-term Identity: 33 up to 224 bytes
- Root Key based security via eFuse interface
- Supports symmetric and asymmetric key storage and export using AES SIV key-blobs
- Symmetric key generation and derivation using NIST SP 800-108 algorithm:
 - Derive a KDK from a Root Key
 - Derive a KEK from a Root Key
 - Derive a Key Asset from a KDK
- Shared secret generation based on asymmetric key exchange
- KDF NIST SP 800-56A & B, HMAC and CMAC based
- Key derivation according to NIST SP 800-135. Authentication allows access control to assets.
- Authorization based on authentication state

Timers

- Time stamping of keys
- Key lifetime and access window management based on timestamp

- Functions are based on hardware timers in a dedicated clock domain.

True Random Number Generator (TRNG)

- FIPS 140-2&3/SP 800-90 compliant
- Hardware-based, non-deterministic RNG
- Used to internally generate session keys, IVs, nonces, cookies, public and private keys
- Random Number Generation using SP 800-90 NRBG, SHA-2 conditioning, and AES-256 CTR_DRBG

Public Key Accelerator

- Hardware accelerated public key operations for secure boot using ECDSA-P384
- Signing and verifying using RSA-PSS, RSA-PKCS#1.5, and ECDSA
- Basic operations for DH, DSA, ECDSA, RSA, and SM2, including:
 - ECDH
 - ECDSA-P256 and ECDSA-P384
 - RSA-1024, RSA-2048, RSA-3072, and Curve25519 support
 - SM2

Crypto Algorithms

- DES, TDES
 - ECB, CBC
- AES
 - ECB, CBC, CTR, ICM, f8, XTS
 - CMAC, CCM, GCM
 - Wrap and unwrap (NIST SP800-38F)
 - Key lengths: 128, 192 and 256 bits
- ChaCha20
 - Key lengths: 128 and 256 bits
- SM4
 - Key length: 128 bits

Hash Algorithms

- Basic hash and HMAC modes
 - MD5
 - SHA-1

- SHA-224 and SHA-256
- SHA-384 and SHA-512
- Poly1305
- SM3-512

Management of Non-Volatile Assets

- Root of Trust
- Provisioning/personalization
- Monotonic counters:
 - Short monotonic counters can be stored internally in eFuse (up to 127 states) and can be used for host firmware version numbering or other infrequently updated counters.
 - Long monotonic counters must be stored externally in non-volatile system memory.
- Private to the crypto module, read and write access

Secure Debug

- Enables host system level secure debugging
- Bits can be enabled/disabled under the control of public key cryptography.

Secure Boot

- Image decryption:
 - AES-CBC or AES-CTR depending on the use case
- Image signature verification:
 - ECDSA NIST P-256/384
 - SHA-256
- Helper functions:
 - Symmetric key generation
 - Key derivation
 - AES wrap

Embedded Controller

- Flexibility through programmability
- ROM-based firmware program memory ensures system security.

Host Command Interface

- Token-based command interface



- Four separate mailboxes for commands
- The commands and results of Normal (Non-secure) and Secure world are separated and cannot be accessed by the other world.

5. Electrical Characteristics

5.1 Absolute Maximum Ratings

Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute-maximum-rated conditions for prolonged periods may affect the reliability of the device.

Parameter	Description	Min.	Max.	Unit
VBAT	Battery regulator supply voltage	-0.3	5.8	V
VIO	IO buck/LDO output voltage	-0.3	3.6	V
VCCPA	Supply voltage for PA	-0.3	3.6	V
VCCPAD	Supply voltage for PA driver	-0.3	3.6	V
VSYS	System LDO output voltage	-0.3	3.6	V
VCCIF	Supply voltage for IF	-0.3	3.6	V
VCCRFFE	Supply voltage for RX	-0.3	3.6	V
VCCPLL	Supply voltage for RF PLL	-0.3	3.6	V
VDDAON	AON LDO output voltage	-0.3	1.3	V
VDDDIG	Digital LDO output voltage	-0.3	1.3	V
VDDRAM	PSRAM LDO output voltage	-0.3	2.0	V
VDD_FLASH	Supply voltage for external flash	-0.3	2.0	V
P _{RX}	RX input power	-	10	dBm
T _{STR}	Storage temperature range	-55	150	°C

5.2 ESD Ratings

Parameter	Description	Test Condition	Value	Unit
ESD HBM	Electrostatic discharge voltage (human body model), per ANSI/ESDA/JEDEC JS-001-2017	AUDLP pin	±2000	V
		ANT and AUDLN pins	±3000	V
		Other pins	±4000	V
ESD CDM	Electrostatic discharge voltage (charge device model), per ANSI/ESDA/JEDEC JS-002-2018	All pins	±1000	V

5.3 Recommended Operating Conditions

Parameter	Description	Min. ^a	Typ.	Max.	Unit
VBAT ^b	Battery regulator supply voltage	2.8	3.3	5.0	V
VBAT slew rate	-	300	-	-	mV/ms
VIO	IO buck/LDO output voltage	2.7	-	3.6	V
VCCPA ^b	Supply voltage for PA	2.7	-	3.6	V
VCCPAD ^b	Supply voltage for PA driver	2.7	-	3.6	V
VSYS	System LDO output voltage	2.4	-	3.1	V
VCCIF	Supply voltage for IF	2.4	-	3.1	V
VCCRFFE	Supply voltage for RX	2.4	-	3.1	V
VCCPLL	Supply voltage for RF PLL	2.2	-	2.9	V
VDDAON	AON LDO output voltage	0.9	-	1.2	V
VDDDIG ^c	Digital LDO output voltage	0.6	1.15	1.2	V
VDDRAM	PSRAM LDO output voltage	1.62	1.8	1.98	V
VDD_FLASH	Supply voltage for external flash	1.62	1.8	1.98	V
MICBIAS	Microphone bias output voltage	1.8	-	2.4	V
T _{OPR}	Operating temperature range	-40	-	105	°C

- a. The minimum voltage specified includes the ripple on the supply voltage and all other transient dips. Care must be taken when operating at the minimum specified voltage.
- b. To ensure WLAN performance, the ripple on the supply must be less than Vpp = 100 mV.
- c. In normal mode, the minimum voltage is 1.0 V. In sleep mode, the minimum voltage is 0.6 V.

5.4 Digital I/O Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
VIH	High-level input voltage	P0/P1/P10/P11	0.7 VBAT	-	VBAT + 0.3	V
		Other digital I/Os	0.7 VIO	-	VIO + 0.3	V
VIL	Low-level input voltage	P0/P1/P10/P11	-0.3	-	0.3 VBAT	V
		Other digital I/Os	-0.3	-	0.3 VIO	V
VOH	High-level output voltage	P0/P1/P10/P11	0.9 VBAT	-	-	V

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
		Other digital I/Os	0.9 VIO	-	-	V
VOL	Low-level output voltage	P0/P1/P10/P11	-	-	0.1 VBAT	V
		Other digital I/Os	-	-	0.1 VIO	V
I _{DRV}	I/O output drive strength	-	5	-	20	mA
R _{PU}	Weak pull-up resistor	-	-	40	-	kΩ
R _{PD}	Weak pull-down resistor	-	-	44	-	kΩ

5.5 IO Buck/LDO

Parameter	Description	Min.	Typ.	Max.	Unit
Output voltage	IO buck/LDO output voltage	2.7	3.3	3.6	V
Load current	-	-	-	500	mA
Startup current	-	-	-	5	mA
Switching frequency	Buck modulation frequency	0.5	1	2	MHz
Output filter capacitor capacitance	-	-	4.7	-	μF
Inductor inductance	-	-	4.7	-	μH
Inductor DC resistance	-	-	-	500	mΩ
Inductor saturation current	-	500	-	-	mA

5.6 System LDO

Parameter	Description	Min.	Typ.	Max.	Unit
V _{SYS}	System LDO output voltage	2.4	2.8	3.1	V
Load current	-	-	-	200	mA

5.7 Digital LDO

Parameter	Description	Min.	Typ.	Max.	Unit
V _{VDDDIG}	Digital LDO output voltage	0.6	1.15	1.2	V

Parameter	Description	Min.	Typ.	Max.	Unit
Load current	-	-	-	150	mA

5.8 26 MHz Crystal Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
F0	Nominal Frequency	-	-	26	-	MHz
$\Delta F/F_0$	Frequency tolerance	25 °C	-10	-	+10	ppm
TC	Frequency stability over operating temperature	-40 to 105 °C crystal	-20	-	+20	ppm
		-30 to 85 °C crystal	-10	-	+10	ppm
CL	Load capacitance	-	7	7.3	9	pF
TS	Trim sensitivity	-40 to 105 °C crystal	-	32	-	ppm/pF
		-30 to 85 °C crystal	-	17	-	ppm/pF

5.9 Current Consumption

Measured with T = 25 °C, VBAT = 3.3 V unless otherwise stated.

Parameter	Condition	Min.	Typ.	Max.	Unit
Active Mode					
RX current	11b: 11 Mbps DSSS	-	86	-	mA
	11g: 54 Mbps OFDM	-	85	-	mA
	11n: MCS7, HT20	-	85	-	mA
	11n: MCS7, HT40	-	110	-	mA
	11ax: MCS7, HE20	-	89	-	mA
TX current	11b: 11 Mbps DSSS @ 17 dBm	-	230	-	mA
	11g: 54 Mbps OFDM @ 15 dBm	-	220	-	mA
	11n: MCS7, HT20 @ 14 dBm	-	210	-	mA
	11n: MCS7, HT40 @ 14 dBm	-	230	-	mA
	11ax: MCS7, HE20 @ 14 dBm	-	215	-	mA

Parameter	Condition	Min.	Typ.	Max.	Unit
Sleep Mode					
Sleep	CPU0 halted, CPU1 off, Wi-Fi MAC halted, Wi-Fi PHY off, Bluetooth off, multimedia (audio, video) off, encryption off, SMEM3 off, XTALH off, VDDDIG = 0.6 V	-	238	-	µA
Deep sleep	Only the AON domain is active.	-	16	-	µA
Shutdown Mode					
Shutdown	The chip is entirely powered off.	-	3.4	-	µA

5.10 WLAN RF Characteristics

5.10.1 WLAN Receiver Characteristics

Measured with T = 25 °C, VBAT = 3.3 V unless otherwise stated.

Parameter	Condition	Min.	Typ.	Max.	Unit
General					
Frequency range	-	2412	-	2484	MHz
Sensitivity					
Sensitivity - IEEE 802.11b (8% PER for 1024 octet PSDU)	1 Mbps DSSS	-	-99	-	dBm
	2 Mbps DSSS	-	-95	-	dBm
	5.5 Mbps DSSS	-	-93	-	dBm
	11 Mbps DSSS	-	-88	-	dBm
Sensitivity - IEEE 802.11g (10% PER for 1000 octet PSDU)	6 Mbps OFDM	-	-91	-	dBm
	9 Mbps OFDM	-	-90	-	dBm
	12 Mbps OFDM	-	-89	-	dBm
	18 Mbps OFDM	-	-87	-	dBm
	24 Mbps OFDM	-	-83	-	dBm
	36 Mbps OFDM	-	-80	-	dBm
	48 Mbps OFDM	-	-76	-	dBm

Parameter	Condition	Min.	Typ.	Max.	Unit
Sensitivity - IEEE 802.11n, 20 MHz (10% PER for 4096 octet PSDU, LDPC)	54 Mbps OFDM	-	-75	-	dBm
	HT20, MCS0	-	-91	-	dBm
	HT20, MCS1	-	-88	-	dBm
	HT20, MCS2	-	-86	-	dBm
	HT20, MCS3	-	-82	-	dBm
	HT20, MCS4	-	-80	-	dBm
	HT20, MCS5	-	-75	-	dBm
	HT20, MCS6	-	-74	-	dBm
	HT20, MCS7	-	-73	-	dBm
Sensitivity - IEEE 802.11n, 40 MHz (10% PER for 4096 octet PSDU, LDPC)	HT40, MCS0	-	-87	-	dBm
	HT40, MCS1	-	-84	-	dBm
	HT40, MCS2	-	-83	-	dBm
	HT40, MCS3	-	-79	-	dBm
	HT40, MCS4	-	-77	-	dBm
	HT40, MCS5	-	-72	-	dBm
	HT40, MCS6	-	-71	-	dBm
	HT40, MCS7	-	-69	-	dBm
	HE20, MCS0	-	-90	-	dBm
Sensitivity - IEEE 802.11ax, 20 MHz (10% PER for 4096 octet PSDU, LDPC)	HE20, MCS1	-	-87	-	dBm
	HE20, MCS2	-	-85	-	dBm
	HE20, MCS3	-	-81	-	dBm
	HE20, MCS4	-	-79	-	dBm
	HE20, MCS5	-	-74	-	dBm
	HE20, MCS6	-	-73	-	dBm
	HE20, MCS7	-	-72	-	dBm
	HE40, MCS0	-	-86	-	dBm
	HE40, MCS1	-	-83	-	dBm
Sensitivity - IEEE 802.11ax, 40 MHz (10% PER for 4096 octet PSDU, LDPC)	HE40, MCS2	-	-81	-	dBm

Parameter	Condition	Min.	Typ.	Max.	Unit	
	HE40, MCS3	-	-77	-	dBm	
	HE40, MCS4	-	-75	-	dBm	
	HE40, MCS5	-	-71	-	dBm	
	HE40, MCS6	-	-70	-	dBm	
	HE40, MCS7	-	-69	-	dBm	
Maximum Receive Level						
Maximum receive level @ 2.4 GHz	11b: 1, 2 Mbps (8% PER, 1024 octets)	-	10	-	dBm	
	11b: 5.5, 11 Mbps (8% PER, 1024 octets)	-	10	-	dBm	
	11g: 6–54 Mbps (10% PER, 1000 octets)	-	0	-	dBm	
	11n: MCS0–7 (10% PER, 4096 octets)	-	0	-	dBm	
	11ax: MCS0–7 (10% PER, 4096 octets)	-	0	-	dBm	
Adjacent Channel Rejection						
Adjacent channel (± 30 MHz) rejection - IEEE 802.11b (8% PER for 1024 octet PSDU with desired signal level as specified in Condition)	1 Mbps DSSS	-74 dBm	-	42	-	dB
	2 Mbps DSSS	-74 dBm	-	51	-	dB
Adjacent channel (± 25 MHz) rejection - IEEE 802.11b (8% PER for 1024 octet PSDU with desired signal level as specified in Condition)	5.5 Mbps DSSS	-70 dBm	-	47	-	dB
	11 Mbps DSSS	-70 dBm	-	41	-	dB
Adjacent channel (± 25 MHz) rejection - IEEE 802.11g (10% PER for 1000 octet PSDU with desired signal level as specified in Condition)	6 Mbps OFDM	-79 dBm	-	44	-	dB
	54 Mbps OFDM	-62 dBm	-	26	-	dB
Adjacent channel (± 25 MHz) rejection - IEEE 802.11n	HT20, MCS0	-79 dBm	-	44	-	dB

Parameter	Condition		Min.	Typ.	Max.	Unit
(10% PER for 4096 octet PSDU with desired signal level as specified in Condition)	HT20, MCS7	-61 dBm	-	24	-	dB
Adjacent channel (± 40 MHz) rejection - IEEE 802.11n	HT40, MCS0	-76 dBm	-	39	-	dB
(10% PER for 4096 octet PSDU with desired signal level as specified in Condition)	HT40, MCS7	-58 dBm	-	18	-	dB
Adjacent channel (± 20 MHz) rejection - IEEE 802.11ax	HE20, MCS0	-79 dBm	-	45	-	dB
(10% PER for 4096 octet PSDU with desired signal level as specified in Condition)	HE20, MCS7	-61 dBm	-	26	-	dB
Adjacent channel (± 40 MHz) rejection - IEEE 802.11ax	HE40, MCS0	-76 dBm	-	38	-	dB
(10% PER for 4096 octet PSDU with desired signal level as specified in Condition)	HE40, MCS7	-58 dBm	-	21	-	dB
Spurious Emissions						
Spurious emissions	< 1 GHz		-	-	-60	dBm
	> 1 GHz		-	-	-50	dBm

5.10.2 WLAN Transmitter Characteristics

Measured with T = 25 °C, VBAT = 3.3 V unless otherwise stated.

Parameter	Condition	Min.	Typ.	Max.	Unit
General					
Frequency range	-	2412	-	2484	MHz
TX Power					
TX power - IEEE 802.11b (SEM compliant)	1 Mbps DSSS	-	20	-	dBm
	11 Mbps DSSS	-	20	-	dBm
TX power - IEEE 802.11g (EVM compliant)	6 Mbps OFDM	-	19	-	dBm
	54 Mbps OFDM	-	16	-	dBm
TX power - IEEE 802.11n	HT20, MCS0	-	19	-	dBm

Parameter	Condition	Min.	Typ.	Max.	Unit
(EVM compliant)	HT20, MCS7	-	15	-	dBm
	HT40, MCS0	-	18	-	dBm
	HT40, MCS7	-	14	-	dBm
TX power - IEEE 802.11ax (EVM compliant)	HE20, MCS0	-	19	-	dBm
	HE20, MCS7	-	15	-	dBm
Spurious Emissions					
Spurious emissions (at maximum output power)	< 1 GHz	-	-	-50	dBm
	> 1 GHz	-	-	-43	dBm

5.11 Bluetooth RF Characteristics

5.11.1 Bluetooth BR/EDR Receiver Characteristics

Measured with T = 25 °C, VBAT = 3.3 V unless otherwise stated.

Parameter	Condition	Min.	Typ.	Max.	Unit
General					
Frequency range	-	2402	-	2480	MHz
Bluetooth Basic Rate					
Sensitivity	GFSK, 0.1% BER	-	-93.5	-	dBm
Maximum input level	GFSK, 0.1% BER	-20	0	-	dBm
C/I co-channel	GFSK, 0.1% BER	-	10	11	dB
C/I 1 MHz adjacent channel	GFSK, 0.1% BER	-	-4	0	dB
C/I 2 MHz adjacent channel	GFSK, 0.1% BER	-	-40	-30	dB
C/I \geq 3 MHz adjacent channel	GFSK, 0.1% BER	-	-41	-40	dB
C/I image channel	GFSK, 0.1% BER	-	-25	-9	dB
C/I 1 MHz adjacent to image channel	GFSK, 0.1% BER	-	-35	-20	dB
Out-of-band blocking	30–2000 MHz	-10	-8.5	-	dBm
	2000–2400 MHz	-27	-15	-	dBm

Parameter	Condition	Min.	Typ.	Max.	Unit
	2500–3000 MHz	-27	-11	-	dBm
	3000 MHz–12.75 GHz	-10	-1	-	dBm
Intermodulation	-	-39	-34	-	dBm

Bluetooth Enhanced Data Rate

Sensitivity	$\pi/4$ -DQPSK, 0.01% BER, 2 Mbps	-	-94	-	dBm
	8-DPSK, 0.01% BER, 3 Mbps	-	-85.5	-	dBm
EDR BER floor performance	$\pi/4$ -DQPSK	-	-	1e-6	-
	8-DPSK	-	-	1e-6	-
Maximum input level	$\pi/4$ -DQPSK, 0.1% BER	-20	0	-	dBm
	8-DPSK, 0.1% BER	-20	-3	-	dBm
C/I co-channel	$\pi/4$ -DQPSK, 0.1% BER	-	11	13	dB
	8-DPSK, 0.1% BER	-	17	21	dB
C/I 1 MHz adjacent channel	$\pi/4$ -DQPSK, 0.1% BER	-	-8	0	dB
	8-DPSK, 0.1% BER	-	-5	5	dB
C/I 2 MHz adjacent channel	$\pi/4$ -DQPSK, 0.1% BER	-	-36	-30	dB
	8-DPSK, 0.1% BER	-	-29	-25	dB
C/I \geq 3 MHz adjacent channel	$\pi/4$ -DQPSK, 0.1% BER	-	-41	-40	dB
	8-DPSK, 0.1% BER	-	-33.5	-33	dB
C/I image channel	$\pi/4$ -DQPSK, 0.1% BER	-	-24	-7	dB
	8-DPSK, 0.1% BER	-	-14	0	dB
C/I 1 MHz adjacent to image channel	$\pi/4$ -DQPSK, 0.1% BER	-	-35	-20	dB
	8-DPSK, 0.1% BER	-	-28	-13	dB

5.11.2 Bluetooth BR/EDR Transmitter Characteristics

Measured with T = 25 °C, VBAT = 3.3 V unless otherwise stated.

Parameter		Min.	Typ.	Max.	Unit
General					
Frequency range		2402	-	2480	MHz
Bluetooth Basic Rate					
TX power		-	6.5	-	dBm
TX power control step		2	3.8	8	dB
20 dB bandwidth		-	0.91	1	MHz
Adjacent channel power	M-N = 2	-	-49	-20	dBm
	M-N >= 3	-	-51	-40	dBm
Modulation characteristics	Δf _{avg}	140	155	175	kHz
	Δf _{2max}	115	133	-	kHz
	Δf _{2avg} /Δf _{avg}	0.8	0.92	-	-
Initial carrier frequency tolerance		-75	4.5	75	kHz
Carrier frequency drift	DH1 packet	-25	-5	25	kHz
	DH3 packet	-40	-4.5	40	kHz
	DH5 packet	-40	-4	40	kHz
	Drift rate	-20	-2	20	kHz/50 μs
Bluetooth Enhanced Data Rate					
TX power	π/4-DQPSK	-	6.5	-	dBm
	8-DPSK	-	6.5	-	dBm
Relative TX power	π/4-DQPSK	-4	-0.2	1	dB
	8-DPSK	-4	-0.2	1	dB
Carrier frequency stability	ω ₀ , π/4-DQPSK	-10	-1.5	10	kHz
	ω ₀ , 8-DPSK	-10	-2.2	10	kHz
	ω _i , π/4-DQPSK	-75	6	75	kHz
	ω _i , 8-DPSK	-75	4.8	75	kHz

Parameter		Min.	Typ.	Max.	Unit
	$\omega_i + \omega_0, \pi/4\text{-DQPSK}$	-75	4.3	75	kHz
	$\omega_i + \omega_0, 8\text{-DPSK}$	-75	3.1	75	kHz
Modulation accuracy	RMS DEVM, $\pi/4\text{-DQPSK}$	-	0.03	0.2	-
	RMS DEVM, 8-DPSK	-	0.03	0.13	-
	Peak DEVM, $\pi/4\text{-DQPSK}$	-	0.07	0.35	-
	Peak DEVM, 8-DPSK	-	0.08	0.25	-
	99% DEVM, $\pi/4\text{-DQPSK}$	-	0.039	0.3	-
	99% DEVM, 8-DPSK	-	0.037	0.2	-
EDR differential phase encoding	-	-	0	-	%

5.11.3 Bluetooth LE Receiver Characteristics

Measured with T = 25 °C, VBAT = 3.3 V unless otherwise stated.

Parameter	Condition	Min.	Typ.	Max.	Unit
General					
Frequency range	-	2402	-	2480	MHz
Bluetooth LE 1 Mbps					
Sensitivity	30.8% PER	-	-97	-	dBm
Maximum input level	30.8% PER	-10	-	-	dBm
C/I co-channel	-	-	6	21	dB
C/I 1 MHz adjacent channel	-	-	-2	15	dB
C/I -1 MHz adjacent channel	-	-	-4	15	dB
C/I 2 MHz adjacent channel	-	-	-30	-17	dB
C/I -2 MHz adjacent channel	-	-	-31	-17	dB
C/I 3 MHz adjacent channel	-	-	-30	-27	dB
C/I -3 MHz adjacent channel	-	-	-31	-27	dB
C/I > 3 MHz adjacent channel	-	-	-31	-27	dB
C/I < -3 MHz adjacent channel	-	-	-32	-27	dB

Parameter	Condition	Min.	Typ.	Max.	Unit
Out-of-band blocking	30–2000 MHz	-30	-	-	dBm
	2003–2399 MHz	-35	-	-	dBm
	2484–2997 MHz	-35	-	-	dBm
	3000 MHz–12.75 GHz	-30	-	-	dBm
Intermodulation	-	-	-	-50	dBm
Bluetooth LE 2 Mbps					
Sensitivity	30.8% PER	-	-93	-	dBm
Maximum input level	30.8% PER	-10	-	-	dBm
C/I co-channel	-	-	5	21	dB
C/I 2 MHz adjacent channel	-	-	-3	15	dB
C/I -2 MHz adjacent channel	-	-	-7	15	dB
C/I 4 MHz adjacent channel	-	-	-30	-17	dB
C/I -4 MHz adjacent channel	-	-	-30	-17	dB
C/I 6 MHz adjacent channel	-	-	-30	-27	dB
C/I -6 MHz adjacent channel	-	-	-30	-27	dB
C/I > 6 MHz adjacent channel	-	-	-31	-27	dB
C/I < -6 MHz adjacent channel	-	-	-34	-27	dB
Out-of-band blocking	30–2000 MHz	-30	-	-	dBm
	2003–2399 MHz	-35	-	-	dBm
	2484–2997 MHz	-35	-	-	dBm
	3000 MHz–12.75 GHz	-30	-	-	dBm
Intermodulation	-	-	-	-50	dBm
Bluetooth LE 125 kbps					
Sensitivity	30.8% PER	-	-102	-	dBm
Maximum input level	30.8% PER	-10	-	-	dBm
C/I co-channel	-	-	4	12	dB
C/I 1 MHz adjacent channel	-	-	-22	6	dB
C/I -1 MHz adjacent channel	-	-	-17	6	dB

Parameter	Condition	Min.	Typ.	Max.	Unit
C/I 2 MHz adjacent channel	-	-	-36	-26	dB
C/I -2 MHz adjacent channel	-	-	-33	-26	dB
C/I 3 MHz adjacent channel	-	-	-42	-36	dB
C/I -3 MHz adjacent channel	-	-	-36	-36	dB
C/I > 3 MHz adjacent channel	-	-	-42	-36	dB
C/I < -3 MHz adjacent channel	-	-	-37	-36	dB
Bluetooth LE 500 kbps					
Sensitivity	30.8% PER	-	-98	-	dBm
Maximum input level	30.8% PER	-10	-	-	dBm
C/I co-channel	-	-	3	17	dB
C/I 1 MHz adjacent channel	-	-	-4	11	dB
C/I -1 MHz adjacent channel	-	-	-5	11	dB
C/I 2 MHz adjacent channel	-	-	-34	-21	dB
C/I -2 MHz adjacent channel	-	-	-35	-21	dB
C/I 3 MHz adjacent channel	-	-	-34	-31	dB
C/I -3 MHz adjacent channel	-	-	-35	-31	dB
C/I > 3 MHz adjacent channel	-	-	-35	-31	dB
C/I < -3 MHz adjacent channel	-	-	-35	-31	dB

5.11.4 Bluetooth LE Transmitter Characteristics

Measured with T = 25 °C, VBAT = 3.3 V unless otherwise stated.

Parameter	Condition	Min.	Typ.	Max.	Unit
General					
Frequency range	-	2402	-	2480	MHz
TX power	-	-20	6	15	dBm
Bluetooth LE 1 Mbps					
In-band emissions	±2 MHz offset	-	-	-47	-20
					dBm

Parameter	Condition	Min.	Typ.	Max.	Unit	
	± 3 MHz offset	-	-	-50	-30	dBm
	$>\pm 3$ MHz offset	-	-	-52	-30	dBm
Modulation characteristics	Δf_{avg}	-	225	245	275	kHz
	Δf_{2max}	-	185	230	-	kHz
	$\Delta f_{2avg}/\Delta f_{avg}$	-	0.8	0.9	-	-
Carrier frequency offset and drift	Max $ f_n $ n = 0, 1, 2, 3...k	-	-	24	150	kHz
	Max $ f_0 - f_n $ n = 2, 3, 4...k	-	-	3	50	kHz
	$ f_1 - f_0 $	-	-	2	23	kHz
	Max $ f_n - f_{n-5} $ n = 6, 7, 8...k	-	-	2.5	20	kHz/50 μ s

Bluetooth LE 2 Mbps

In-band emissions	± 4 MHz offset	-	-	-50	-20	dBm
	± 5 MHz offset	-	-	-51	-20	dBm
	$>\pm 5$ MHz offset	-	-	-53	-30	dBm
Modulation characteristics	Δf_{avg}	-	450	480	550	kHz
	Δf_{2max}	-	370	460	-	kHz
	$\Delta f_{2avg}/\Delta f_{avg}$	-	0.8	0.9	-	-
Carrier frequency offset and drift	Max $ f_n $ n = 0, 1, 2, 3...k	-	-	24	150	kHz
	Max $ f_0 - f_n $ n = 2, 3, 4...k	-	-	3.5	50	kHz
	$ f_1 - f_0 $	-	-	2	23	kHz
	Max $ f_n - f_{n-5} $ n = 6, 7, 8...k	-	-	2.5	20	kHz/50 μ s

Bluetooth LE 125 kbps

In-band emissions	± 2 MHz offset	-	-	-45	-	dBm
	± 3 MHz offset	-	-	-48	-	dBm
	$>\pm 3$ MHz offset	-	-	-49	-	dBm
Modulation characteristics	Δf_{avg}	-	225	245	275	kHz
	Δf_{1max}	-	185	235	-	kHz
	Max $ f_n $ n = 0, 1, 2, 3...k	-	-	21.5	150	kHz

Parameter	Condition	Min.	Typ.	Max.	Unit
Carrier frequency offset and drift	Max $ f_0 - f_n $ n = 1, 2, 3...k	-	3	50	kHz
	$ f_0 - f_3 $	-	2	19.2	kHz
	$ f_n - f_{n-3} $ n = 7, 8, 9...k	-	2.5	19.2	kHz/48 μs
Bluetooth LE 500 kbps					
In-band emissions	±2 MHz offset	-	-46	-	dBm
	±3 MHz offset	-	-48	-	dBm
	>±3 MHz offset	-	-50	-	dBm

5.12 Audio Characteristics

Parameter	Condition	Min.	Typ.	Max.	Unit
DAC differential output	With 600 Ohm loading	-	1	-	Vrms
	With 16 Ohm loading	-	0.8	-	Vrms
DAC differential output THD	With 0.7 Vrms @ 600 Ohm loading	-	-	-80	dB
	With 0.65 Vrms @ 16 Ohm loading	-	-	-80	dB
DAC output SNR	1 kHz sine wave	-	104	-	dB
DAC sampling rate	-	8	-	48	kHz
ADC SNR	1 kHz sine wave	-	100	-	dB
ADC sampling rate	-	8	-	48	kHz

5.13 AUX ADC Characteristics

Parameter	Condition	Min.	Typ.	Max.	Unit
Conversion clock	-	-	-	13	MHz
Conversion time	-	-	16	-	Cycle
V _{REF}	Internal	-	1.2	-	V
	External	-	VIO/2	-	V
Input voltage range	-	0	-	V _{REF} *2	V

Parameter	Condition	Min.	Typ.	Max.	Unit
Input impedance	-	10	-	-	MΩ
Input capacitance (Cs)	-	-	1	-	pF
DNL	-	-1	-	3	LSB
INL	-	-5	-	5	LSB
ENOB	-	-	10	-	Bit
SNDR	-	-	62	-	dB
SFDR	-	-	77	-	dB
T _{STARTUP}	-	-	5	-	μs
Current consumption	-	-	200	-	μA

6. Package Information

6.1 QFN80 8 x 8 mm Package

Figure 6-1 QFN80 8 x 8 mm Package Outline




Table 6-1 QFN80 Package Dimensions

Symbol	Dimensions in Millimeters		
	Min.	Nom.	Max.
A	0.80	0.85	0.90

Symbol	Dimensions in Millimeters		
	Min.	Nom.	Max.
A1	0.00	0.02	0.05
A3	0.20 REF		
b	0.12	0.17	0.22
D	7.90	8.00	8.10
E	7.90	8.00	8.10
D2	6.60	6.70	6.80
E2	6.60	6.70	6.80
e	0.35 BSC		
H	0.35 REF		
K	0.15	0.25	0.35
L	0.30	0.40	0.50
R	0.065	-	-
c1	-	0.10	-
c2	-	0.10	-

6.2 QFN68 8 x 8 mm Package

Figure 6-2 QFN68 8 x 8 mm Package Outline





Table 6-2 QFN68 Package Dimensions

Symbol	Dimensions in Millimeters		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05

Symbol	Dimensions in Millimeters		
	Min.	Nom.	Max.
A2	0.50	0.55	0.60
A3	0.20 REF		
b	0.15	0.20	0.25
D	7.90	8.00	8.10
E	7.90	8.00	8.10
D2	5.65	5.75	5.85
E2	5.65	5.75	5.85
e	0.30	0.40	0.50
H	0.35 REF		
K	0.625	-	-
L	0.30	0.40	0.50
R	0.09	-	-

7. Reflow Soldering Profile

Figure 7-1 Reflow Soldering Profile



Profile Feature	Specification	
Average ramp-up rate ($T_{s\max}$ to T_p)	3 °C/s max.	
Preheat	Temperature min. ($T_{s\min}$)	150 °C
	Temperature max. ($T_{s\max}$)	200 °C
	Time (t_s)	60 s to 180 s
Time maintained above	Temperature (T_L)	217 °C
	Time (t_L)	60 s to 150 s
Peak/classification temperature (T_p)	260 °C	
Time within 5 °C of actual peak temperature (t_p)	20 s to 40 s	
Ramp-down rate	6 °C/s max.	

Profile Feature	Specification
Time 25 °C to peak temperature	8 minutes max.

RoHS Compliant

The product does not contain lead, mercury, cadmium, hexavalent chromium, PBB, PBDE, DEHP, BBP, DBP, or DIBP content in accordance with EU RoHS Directive (EU) 2015/863 amending Annex II to Directive 2011/65/EU.



ESD Sensitivity

Integrated circuits are ESD sensitive and can be damaged by static electricity. Proper ESD techniques should be used when handling these devices.

Moisture Sensitivity Level

The product is qualified to moisture sensitivity level MSL3 in accordance with IPC/JEDEC J-STD-020.

8. Ordering Information

Table 8-1 Ordering Information

Ordering Code	Package	SiP ^a Flash	SiP PSRAM	Packing	Minimum Ordering Qty (MOQ)
BK7256QN80N8/ BK7256QN8008	8 mm x 8 mm QFN80	-	8 MB	Tape and Reel	3000
BK7256QN6858	8 mm x 8 mm QFN68	4 MB	8 MB	Tape and Reel	3000

a. A system in a package (SiP) refers to Flash/PSRAM enclosed in the package.

Revision History

Version	Date	Description
0.1	2022/2/28	Initial release. First version of the preliminary specification.
1.0	2022/11/21	<ul style="list-style-type: none">General wording fixesAdded documentation for QFN80 packageUpdated secure element description and added KDF in subsection Security under Section 1 FeaturesCorrected the channel number of GDMAListed applications in Section 1 FeaturesRemoved TRNG from Figure 2-1 in Section 2 OverviewInverted pin assignment for UART CTS and RTS signals in Section 3 Pin DescriptionUpdated the description for general-purpose timers, watchdogs, and RTCAdded GPIO mapping for RGB888 interface to Section 4.16 Display Controller (DISPLAY)Changed Section Security into Section 4.29 Secure ElementUpdated RF characteristics tables in Section 5.10 to Section 5.11.4
1.1	2023/1/13	Updated storage temperature range in Section 5.1 Absolute Maximum Ratings
1.2	2023/2/23	Updated pin assignments of the QFN80 package in Section 3.1 QFN80 Pin Description
1.3	2023/5/19	<ul style="list-style-type: none">Renamed some interfaces and peripheralsUpdated TX power, RX sensitivity, and current consumption in Section 1 FeaturesUpdated core features in Section 1 FeaturesRemoved JTAG and added SWD throughout the documentRemoved cache, eFuse, and SPI flash download throughout the documentCorrected OTP size in Section 1 FeaturesUpdated VBAT voltage range to 2.8 to 5.0 V throughout the documentUpdated the number of general-purpose timers in Section 1 FeaturesAdded signal description for GPIOs in Section 3 Pin DescriptionUpdated QFN80 pin assignments (Pin 17 and Pin 18) in Section 3.1 QFN80 Pin DescriptionUpdated QFN68 pin assignments (Pin 6, Pin17, and Pin 18) in Section 3.2 QFN68 Pin DescriptionAdded Section 3.3 Pin Multiplexing

Version	Date	Description
		<ul style="list-style-type: none"> • Updated wording for Section 4 Functional Description • Added the description of output color modes for DMA2D in Section 4.15 DMA2D • Updated the description of Section 4.3 Clock Management • Moved the original section Modes of Operation to Section 4.5 Power Management • Updated the description of power scheme and power modes in Section 4.5 Power Management • Added CIS features in Section 4.18 CMOS Image Sensor Interface (CIS) • Updated the description of general-purpose timers in Section 4.23 Timer Groups (TIMG) • Corrected the maximum period of the AON watchdog in Section 4.24 Watchdog Timers • Removed ECDSA-P256 support from hardware accelerated public key operations for secure boot in Section 4.29 Secure Element • Removed note “Values currently listed in this section are preliminary measurements and are subject to change.” from Section 5 Electrical Characteristics • Updated and added measurement data in Section 5 Electrical Characteristics • Added Section 5.2 ESD Ratings • Added Section 5.4 Digital I/O Characteristics • Added Section 5.12 Audio Characteristics
1.4	2023/6/6	<ul style="list-style-type: none"> • Updated PSRAM size • Added description of transceiver standby mode to Section 4.13 CAN Controller (CAN) • Added a package to Table 8-1 in Section 8 Ordering Information
1.5	2023/6/16	<ul style="list-style-type: none"> • Updated Bluetooth support • Updated applications for BK7256 • Added CLK_AUXS as a clock signal output in Section 4.3 Clock Management
1.6	2023/12/12	<ul style="list-style-type: none"> • General wording fixes • Updated OFDMA and TWT support and added Bluetooth LE features in Section 1 Features • Updated Bluetooth support • Renamed low-voltage sleep mode to sleep mode and removed normal sleep mode • Corrected pin assignments for UART0 CTS and RTS in Section 3 Pin Description

Version	Date	Description
		<ul style="list-style-type: none">• Updated Section 4.3 Clock Management• Updated T₁ values in Table 4-1 in Section 4.5.1 Power Scheme• Added FIFO feature for IrDA interface in Section 4.26 IrDA Interface (IrDA)• Updated the maximum value of VBAT in Section 5.1 Absolute Maximum Ratings• Added notes to Section 5.3 Recommended Operating Conditions• Added Section 5.11.1 Bluetooth BR/EDR Receiver Characteristics and Section 5.11.2 Bluetooth BR/EDR Transmitter Characteristics• Updated RoHS compliance statement in Section 7 Reflow Soldering Profile
1.7	2023/12/22	<ul style="list-style-type: none">• Updated maximum operating temperature to 105 °C• Added values for Bluetooth BR/EDR characteristics to Section 5.11.1 Bluetooth BR/EDR Receiver Characteristics and Section 5.11.2 Bluetooth BR/EDR Transmitter Characteristics
1.8	2024/2/7	<ul style="list-style-type: none">• Updated Wi-Fi operating mode support in Section 1 Features• Updated SDIO clock frequency in Section 4.10 SDIO Interface (SDIO)• Updated introduction to the IrDA interface in Section 4.26 IrDA Interface (IrDA)• Added VBAT slew rate to Section 5.3 Recommended Operating Conditions
1.9	2024/3/26	<ul style="list-style-type: none">• Updated PSRAM size• Updated ordering information in Table 8-1 in Section 8 Ordering Information

Copyright

© 2024 Beken Corporation. The term “Beken” refers to Beken Corporation and/or its affiliates. This document contains information that is proprietary to Beken. Any unauthorized use, reproduction, or disclosure of this document in whole or in part is prohibited.

Disclaimer

The documentation is provided on an "as-is" basis only. Beken reserves the right to make any updates, corrections and any other modifications to its documentation without further notice and limitation to product information, descriptions, and specifications herein. Beken does not give warranties as to the accuracy or completeness of the included information. Beken shall have no liability for any use of the information in this documentation. You should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Information published by Beken regarding any third-party products does not constitute a license to use such products or a warranty or endorsement thereof. Use of such information may require a license from a third party under the intellectual property rights of such third party, or a license from Beken under the intellectual property rights of Beken.

Trademarks

Beken, the BEKEN logo, and combinations thereof are trademarks or registered trademarks of Beken. All other product or brand names mentioned herein are trademarks or registered trademarks of their respective holders.

Beken Corporation



Building 41, 1387 Zhangdong Rd
Shanghai 201203
China

<http://www.bekencorp.com>